Review History


All reviews of published articles are made public. This includes manuscript files, peer review comments, author rebuttals and revised materials. Note: This was optional for articles submitted before 13 February 2023.

Peer reviewers are encouraged (but not required) to provide their names to the authors when submitting their peer review. If they agree to provide their name, then their personal profile page will reflect a public acknowledgment that they performed a review (even if the article is rejected). If the article is accepted, then reviewers who provided their name will be associated with the article itself.

View examples of open peer review.

Summary

  • The initial submission of this article was received on November 11th, 2020 and was peer-reviewed by 3 reviewers and the Academic Editor.
  • The Academic Editor made their initial decision on February 17th, 2021.
  • The first revision was submitted on April 5th, 2021 and was reviewed by 1 reviewer and the Academic Editor.
  • A further revision was submitted on May 1st, 2021 and was reviewed by the Academic Editor.
  • The article was Accepted by the Academic Editor on May 16th, 2021.

Version 0.3 (accepted)

· May 16, 2021 · Academic Editor

Accept

Thank you for making the amendments. I am pleased to recommend the paper for acceptance.

Version 0.2

· Apr 26, 2021 · Academic Editor

Minor Revisions

Please look at the following comment "typos are still a problem in the manuscript".

·

Basic reporting

The author proposes an algorithm to efficiently model the address generation circuitry of the MIMO WLAN interleaved. The interleaved used in the MIMO WLAN transceiver has three permutation steps involving floor function whose hardware implementation is most challenging due to the absence of corresponding digital hardware. They proposed an algorithm with a mathematical background for the address generator, eliminating the need for floor function. The algorithm is converted into digital hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the complete interleaved, including the read address generator and memory module, is designed and modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded memory and DSP blocks Spartan 6 FPGA.

Author work in a good manner in revision on raised point and tackle the things very well.

Experimental design

The experimental explanation and flow are cleared in revision.

Validity of the findings

The author presents results well which improves the quality of the manuscript.

Additional comments

The manuscript is much strong after revision but typos are still a problem in the manuscript.

Version 0.1 (original submission)

· Feb 17, 2021 · Academic Editor

Major Revisions

The paper requires a major revision to address reviewer comments before publication.

[# PeerJ Staff Note: Please ensure that all review comments are addressed in a rebuttal letter and any edits or clarifications mentioned in the letter are also inserted into the revised manuscript where appropriate.  It is a common mistake to address reviewer questions in the rebuttal letter but not in the revised manuscript. If a reviewer raised a question then your readers will probably have the same question so you should ensure that the manuscript can stand alone without the rebuttal letter.  Directions on how to prepare a rebuttal letter can be found at: https://peerj.com/benefits/academic-rebuttal-letters/ #]

[# PeerJ Staff Note: The review process has identified that the English language must be improved. PeerJ can provide language editing services - please contact us at copyediting@peerj.com for pricing (be sure to provide your manuscript number and title) #]

Reviewer 1 ·

Basic reporting

In this work, the authors propose a novel algorithm to efficiently model the address generation circuitry of MIMO WLAN interleaver. The interleaver used in MIMO WLAN transceiver has three steps of permutation involving floor function whose hardware implementation is considered to be most challenging due to the absence of corresponding digital hardware. Experimental results are promising, comparisons with few recent similar works including the conventional Look-Up Table (LUT) based technique demonstrated the superiority of the proposed design in terms of maximum improvement in operating frequency by 196.83%, maximum reduction in power consumption by 74.27% and reduction of memory occupancy by 88.9%.

Experimental design

Without comments

Validity of the findings

1 - More comparisons with previous works could be a nice complement for the current manuscript. Then, the authors could demonstrate how the proposed approach outperform the current state of the art.
2 - A post-synthesis simulation could be a nice complement for the current manuscript.

Additional comments

In general, the manuscript is interesting, well organized and deserves to be published. There are a little grammatical/style error. In my opinion, a grammar/style revision has to be carried out before the manuscript can be considered for publication.

·

Basic reporting

In this work, according to the authors, they propose an algorithm with the mathematical background for the address generator eliminating the need for floor function. The algorithm is converted into digital hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the complete interleaver including the reading address generator and the memory module is designed and modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded memory and DSP blocks of the target FPGA. in the end, the functionality of the proposed algorithm is verified through exhaustive software simulation. The authors has done work for high-speed communication which is an appreciate able work domain.

I have a concern that can be helpful to improve the quality of the manuscript.

Experimental design

1- Experimental approach of the study is not clear, the author should summarize it in a clear pattern so it can be easy for the reader to understand it.

2- In the abstract, the author mentions that they verified the functionality of the proposed algorithm through exhaustive software simulation, please elaborate it why? is there any other method to verify? if yes then why not others?

Validity of the findings

no comment

Additional comments

1- The major issue is the presentation of content it should be better and understandable.
2- English grammar and typos should be checked thoroughly.
3- Some keypoint should be add in the introduction section for the ease of the reader to understand the article's contribution.

Reviewer 3 ·

Basic reporting

.

Experimental design

.

Validity of the findings

.

Additional comments

Highlights the main scientific contributions in section 1.

Section 5 and 6 are the main section of the paper, however they are extremely poor. Authors must
insert more information and results.

Table 8:
If the maximum throughput requirement of IEEE 802.11n is 600 Mbps which is advantage in work
with more? The authors must clarify this information.

Table 9:
The power consumption increases non-linearly with frequency cube (P ≈ F3). How, does the proposal have small consumption then literature? The authors must clarify this information.
Is this information dynamic or static power?

All text and materials provided via this peer-review history page are made available under a Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.