

High throughput resource efficient reconfigurable interleaver for MIMO WLAN application

Bijoy Kumar Upadhyaya¹, **Pijush Kanti Dutta Pramanik**^{Corresp., 2}, **Salil Kumar Sanyal**³

¹ Department of Electronics & Communication Engineering, Tripura Institute of Technology, Narsingarh, Tripura, India

² Department of Computer Science & Engineering, National Institute of Technology, Durgapur, West Bengal, India

³ Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata, West Bengal, India

Corresponding Author: Pijush Kanti Dutta Pramanik

Email address: pkdp15ca1503@phd.nitdgp.ac.in

Demand for high-speed wireless broadband internet service is ever increasing. Multiple-input-multiple-output (MIMO) Wireless LAN (WLAN) is becoming a promising solution for such high-speed internet service requirements. This paper proposes a novel algorithm to efficiently model the address generation circuitry of the MIMO WLAN interleaver. The interleaver used in the MIMO WLAN transceiver has three permutation steps involving floor function whose hardware implementation is the most challenging task due to the absence of corresponding digital hardware. In this work, we propose an algorithm with a mathematical background for the address generator, eliminating the need for floor function. The algorithm is converted into digital hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the complete interleaver, including the read address generator and memory module, is designed and modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded memory and DSP blocks of Spartan 6 FPGA. The functionality of the proposed algorithm is verified through exhaustive software simulation using ModelSim software. Hardware testing is carried out on Zynq 7000 FPGA using Virtual Input Output (VIO) and Integrated Logic Analyzer (ILA) core. Comparisons with few recent similar works, including the conventional Look-Up Table (LUT) based technique, show the superiority of our proposed design in terms of maximum improvement in operating frequency by 196.83%, maximum reduction in power consumption by 74.27%, and reduction of memory occupancy by 88.9%. In the case of throughput, our design can deliver 8.35 times higher compared to IEEE 802.11n requirement.

High Throughput Resource Efficient Reconfigurable Interleaver for MIMO WLAN Application

Bijoy Kumar Upadhyaya¹, Pijush Kanti Dutta Pramanik², Salil Kumar Sanyal³

¹ *Department of Electronics & Communication Engineering, Tripura Institute of Technology, Narsingarh, Tripura, India*

² *Department of Computer Science & Engineering, National Institute of Technology, Durgapur, India*

³ *Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata, India*

Corresponding Author:

Pijush Kanti Dutta Pramanik

Department of Computer Science & Engineering

National Institute of Technology, Durgapur, India

Email: pijushjld@yahoo.co.in, pkdp15ca1503@phd.nitdgp.ac.in

Abstract

Demand for high-speed wireless broadband internet service is ever increasing. Multiple-input-multiple-output (MIMO) Wireless LAN (WLAN) is becoming a promising solution for such high-speed internet service requirements. This paper proposes a novel algorithm to efficiently model the address generation circuitry of the MIMO WLAN interleaver. The interleaver used in the MIMO WLAN transceiver has three permutation steps involving floor function whose hardware implementation is the most challenging task due to the absence of corresponding digital hardware. In this work, we propose an algorithm with a mathematical background for the address generator, eliminating the need for floor function. The algorithm is converted into digital hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the complete interleaver, including the read address generator and memory module, is designed and modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded memory and DSP blocks of Spartan 6 FPGA. The functionality of the proposed algorithm is verified through exhaustive software simulation using ModelSim software. Hardware testing is carried out on Zynq 7000 FPGA using Virtual Input Output (VIO) and Integrated Logic Analyzer (ILA) core. Comparisons with few recent similar works, including the conventional Look-Up Table (LUT) based technique, show the superiority of our proposed design in terms of maximum improvement in operating frequency by 196.83%, maximum reduction in power consumption by 74.27%, and reduction of memory occupancy by 88.9%. In the case of throughput, our design can deliver 8.35 times higher compared to IEEE 802.11n requirement.

1 Introduction

The increasing use of multimedia services and the growth of graphics-based web contents have escalated the demand for high-speed wireless broadband communications. The use of more than one antenna at the transmitter and/or at the receiver aims to substantially improve the transmission/reception rate. Orthogonal Frequency Division Multiplexing (OFDM) is becoming a popular technique for high data rate wireless transmission [1]. OFDM may be combined with multiple antennas at both the access point and the mobile terminal to increase diversity gain and/or to enhance the system capacity on a time-varying multipath fading channel, resulting in a Multiple-Input-Multiple-Output (MIMO) OFDM system [2] [3].

The IEEE 802.11n, an amendment to the IEEE 802.11 standard, is based on MIMO-OFDM transmission techniques to enable high-speed data communication with a maximum throughput of 600 Mbps [4]. In high-throughput wireless communication systems, interleavers [5] play an important role in reducing the effect of a burst error in the channel and improve the performance of Forward Error Correction (FEC) techniques.

In general terms, an interleaver consists of two parts: address generator and interleaver memory. The address generation process in MIMO WLAN transceiver is implementing the three steps in permutation wherein a floor function is involved [6]. But due to the non-availability of digital hardware in practice, it is difficult to implement the floor function. Due to this issue, the Look-up Table (LUT) based approach is generally used [7]. In a LUT-based approach, all possible addresses are pre-calculated and stored in the memory. The LUT-based technique is, in general, unattractive [8] as it requires a large number of memory blocks (LUTs) to house the addresses associated with different permissible modulation schemes, bandwidths (BW), and spatial streams. In addition, the LUT-based address generator requires a large memory access time resulting in slower operation.

Literature review for MIMO WLAN transceiver implementation on hardware platform unveils some works. A work reported in [9] demonstrated the development of a prototype transceiver for IEEE 802.11a, followed by the upgradation to 1x4 MIMO WLAN. The authors claimed to implement the transceiver on Xilinx FPGA Virtex V LX330. Setiawan et al. [10] demonstrated prototyping of the 2X2 MIMO WLAN system using Register Transfer Level (RTL) design. The authors used the Model-Based Design Process (MBDP) for developing the RTL design of the transceiver and implemented on Altera FPGA Stratix-II EP2S180 and obtained maximum throughput of 144 Mbps. Another work for MIMO-OFDM transceiver implementation on Xilinx Virtex IV FPGA has been reported in [11]. Here, the authors implemented an interleaver and de-interleaver pair, including the convolutional channel coding algorithm of the MIMO-OFDM transceiver. This paper focuses on implementing the fundamental interleaving technique, which does not include inter-row, inter-column permutation, and frequency rotation parameters essential for the MIMO-OFDM transceiver. The FPGA implementation works presented in [9], [10], and [11] were neither aimed at full 4X4 MIMO-OFDM implementation nor achieving the 600 Mbps throughput target. ASIC implementations of the MIMO-OFDM / IEEE 802.11n

transceiver are described by some researchers in [12] [13]. Another recent work on designing an FPGA-based address generator for a multi-standard interleaver is reported in the literature [14]. The authors made a combined implementation of the address generator for WLAN (802.11a/b/g), WiMAX, and 3GPP LTE, but not of the MIMO WLAN (802.11n).

However, the implementations of [9], [10], [11], [12], [13], and [14] are not specifically focused on interleaver/de-interleaver. They do not contain detailed implementation results leaving scope for design optimization with respect to resource utilization, providing compact design, resulting in higher throughput and reduced power consumption.

Very few papers reporting the hardware implementation of the MIMO WLAN interleaver are available in the literature. In [15], Zhang et al. presented a de-interleaver address generator implementation on a 0.13 μ m CMOS platform. The authors claimed that the implementation was also done on the FPGA platform but without any implementation result. 2-D translation of the interleaver equations for hardware simplicity was proposed in [7]. The final expressions, so derived, are very complex and do not clearly explain the hardware design issues, especially for 64-QAM. The implementation platform of this work is reported to be 65nm CMOS technology. Another recent work [16] reported by the authors of [15] claimed betterment over their previous work in reducing complexity and improvement in maximum operating frequency keeping the same implementation platform. The improvement claimed by the authors is due to exchanging steps between the interleaver and the de-interleaver. In [17], the authors presented an FPGA-based implementation of the complete MIMO PHY modulator for IEEE 802.11n WLAN. The implementation is further extended to ASIC with 65nm CMOS technology. The authors tabulated the FPGA and ASIC implementation results of the complete MIMO PHY modulator for IEEE 802.11n WLAN without mentioning the interleaver's resource occupancy or power consumption separately.

The above-mentioned issues have opened up further research scope for improving the implementation of the MIMO WLAN interleaver that complies with the high throughput data transmission requirements. In this paper, we propose a novel design of the interleaver used in a 4x4 MIMO WLAN transceiver. The proposed address generator algorithm eliminates the requirement of floor function from the address generator of the MIMO WLAN interleaver.

The key contributions of this work are:

- The mathematical modeling of the new algorithm has been derived with general validity.
- The novel address generator algorithm has been generalized to accommodate more modulation schemes if required.
- The complete MIMO WLAN interleaver, including the proposed address generator algorithm, is transformed into digital hardware and implemented on Spartan 6 FPGA [18] using Xilinx ISE 12.1.
- To reduce the resource and power consumption and to enhance the throughput, the embedded resources of FPGA like dual-port Block RAM [19] and DSP blocks (DSP48A1) [20] have been successfully interfaced and utilized in the hardware model. This approach makes the design very compact and highly efficient. Comparison with existing similar works endorses the superiority of our proposed design in terms of multiple FPGA parameters.
- The functionality test of the address generator has been verified using ModelSim XE-III software.
- Further, hardware testing of the algorithm has also been carried out using Virtual Input and Output (VIO) and Integrated Logic Analyser (ILA) module on Zynq 7000 FPGA board, which further validates the proposed algorithm.
- The proposed design has been compared with a few recent implementations [7], [15], [16] by converting them into FPGA equivalent implementation using [21]. The comparison shows the superiority of the proposed design in terms of operating frequency, power consumption, and memory occupancy.
- The performance of the proposed interleaver is compared with IEEE 802.11n. The comparison results show that the proposed interleaver delivers much higher throughput than the maximum throughput requirement of IEEE 802.11n.

The rest of the paper is organized as follows. Section 2 presents the theoretical background of the interleaving process in the MIMO WLAN transceiver. Section 3 presents the proposed algorithm, including the mathematical background for the address generator. A description of the transformation of the proposed algorithm into digital hardware has been made in Section 4. Simulation results followed by FPGA implementation details have been reported in Sections 5

and 6, respectively. The concluding remarks are given in Section 7.

2 Interleaving in IEEE 802.11n

In a MIMO WLAN transceiver, the encoded data stream obtained from the convolutional encoder is fed to a special type of block interleaver. Interleaving in 802.11n is a three-step process in which the first two steps provide spatial interleaving, and the final step performs frequency interleaving [4]. The interleaving steps are defined in the form of three blocks shown in Fig. 1. The first step (B_1) ensures that adjacent coded bits are mapped onto non-adjacent subcarriers, while the second step (B_2) is responsible for the mapping of adjacent coded bits alternately onto less or more significant bits of the constellation, thus avoiding long runs of lowly reliable bits. If more than one spatial stream exists in the 802.11n physical layer, the third step, called frequency rotation (B_3), will be applied to the additional spatial streams. The frequency rotation ensures that the consecutive carriers used across spatial streams are not highly correlated.

Fig. 1. Block diagram of steps involved in interleaving process for the MIMO WLAN

Here, N is the block size corresponding to the number of coded bits per allocated sub-channels per OFDM symbol. d represents the number of columns in the interleaver, whose values are 13 and 18 for 20MHz and 40MHz BW [5], respectively. The parameter s is defined as $s = \max(1, N_{BPSCS})$, whereas N_{BPSCS} is the number of coded bits per sub-carrier and takes the values 1, 2, 4, and 6 for BPSK, QPSK, 16-QAM, and 64-QAM, respectively. i_{ss} is the index of the spatial stream, and N_{rot} is the parameter used for defining different rotations for the 20MHz and 40MHz cases. The operator $\%$ and $\lfloor \cdot \rfloor$ represent modulo function and floor function, respectively.

3 Proposed Algorithm for Address Generator of Interleaver

The permutation steps described in the B_1 , B_2 , and B_3 blocks of Fig. 1 involve floor function. Our objective is to propose a hardware-friendly algorithm to implement the address generator on a reconfigurable platform that involves no floor function. Initially, a MATLAB program is developed by implementing B_1 , B_2 , and B_3 blocks of Fig. 1 to determine the interleaver addresses for all modulation schemes, spatial streams, and BWs. Table 1(a)-(c) show selected part these

176 addresses for $N_{bpscs} = 1, N = 52, i_{ss}=4; N_{bpscs} = 4, N = 208, i_{ss}=2$; and $N_{bpscs} = 6, N = 312, i_{ss}=3$
 177 with 20MHz BW. Careful examination of these addresses reveals the correlation among them,
 178 which may be proposed to express by new algorithms, as described in Table 2(a)-(c). The
 179 complete mathematical formulations of the proposed algorithms, including all modulation
 180 schemes, spatial streams, and BWs, are represented by Eq. 1-3.

181 **Table 1(a)** Part of interleaver write addresses with $N_{bpscs} = 1, N = 52, i_{ss}=4, BW = 20MHz$

182

183 **Table 1(b)** Part of interleaver write addresses with $N_{bpscs} = 4, N = 208, i_{ss}=2, BW = 20MHz$

184

185 **Table 1(c)** Part of interleaver write addresses with $N_{bpscs} = 6, N = 312, i_{ss}=3, BW = 20MHz$

$$186 \quad k_{n(QPSK - BPSK)} = \begin{cases} D * (i + I) + (j + J) & \text{when } j < (D - J) \text{ and } i < (C - I) \\ D * \{i - (C - I)\} + (j + J) & \text{when } j < (D - J) \text{ and } i \geq (C - I) \\ D * (i + I + 1) + \{j - (D - J)\} & \text{when } j \geq (D - J) \text{ and } i < (C - I - 1) \\ D * \{i - (C - I - 1)\} + \{j - (D - J)\} & \text{when } j \geq (D - J) \text{ and } i \geq (C - I - 1) \end{cases}$$

187 (1)

188 $k_{n(16 - QAM)} =$

$$189 \quad \begin{cases} D * (i + I) + (j + J) & \text{when } \{j < (D - J)\} \& \{i < (C - I)\} \\ D * (i + I) + (j + J + 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 0\}] \& [\{i < (C - I)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I)\} + (j + J) & \text{when } \{j < (D - J)\} \& [\{i \geq (C - I)\} \& \{i \% 2 = 0\}] \\ D * (i - (C - I)) + (j + J + 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 0\}] \& [\{i \geq (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i + I) + (j + J - 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 1\}] \& [\{i < (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i - (C - I)) + (j + J - 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 1\}] \& [\{i \geq (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i + I + 1) + \{j - (D - J)\} & \text{when } \{j \geq (D - J)\} \& [\{i < (C - I - 1)\} \& \{i \% 2 = 0\}] \\ D * (i + I + 1) + \{j - (D - J - 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 0\}] \& [\{i < (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J)\} & \text{when } \{j \geq (D - J)\} \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 0\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J - 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 0\}] \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * (i + I + 1) + \{j - (D - J + 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 1\}] \& [\{i < (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J + 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 1\}] \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 1\}] \end{cases}$$

190 (2)

191 $k_{n(64 - QAM)} =$

$$\begin{aligned}
 & D * (i + l) + (j + J) && \text{when } \{j < (D - J)\} \{i < (C - l)\} (i \% 3 = 0) \\
 & D * (i + l) + (j + J + 2) && \text{when } \{j < (D - J)\} (j \% 3 = 0) \{i < (C - l)\} \\
 & D * (i + l) + (j + J + 1) && \text{when } \{j < (D - J)\} \{i \% 3 \neq 2\} \{i < (C - l)\} \{i \% 3 = 2\} \\
 & D * \{i - (C - l)\} + (j + J) && \text{when } \{j < (D - J)\} \{i \geq (C - l)\} \{i \% 3 = 0\} \\
 & D * \{i - (C - l)\} + (j + J + 2) && \text{when } \{j < (D - J)\} \{i \% 3 = 0\} \{i \geq (C - l)\} \{i \% 3 = 1\} \\
 & D * \{i - (C - l)\} + (j + J + 1) && \text{when } \{j < (D - J)\} \{i \% 3 \neq 2\} \{i \geq (C - l)\} \{i \% 3 = 2\} \\
 & D * (i + l) + (j + J - 1) && \text{when } \{j < (D - J)\} \{i \% 3 \neq 0\} \{i < (C - l)\} \{i \% 3 = 1\} \\
 & D * \{i - (C - l)\} + (j + J - 1) && \text{when } \{j < (D - J)\} \{i \% 3 \neq 0\} \{i \geq (C - l)\} \{i \% 3 = 1\} \\
 & D * (i + l) + (j + J - 2) && \text{when } \{j < (D - J)\} \{i \% 3 = 2\} \{i < (C - l)\} \{i \% 3 = 2\} \\
 & D * \{i - (C - l)\} + (j + J - 2) && \text{when } \{j < (D - J)\} \{i \% 3 = 2\} \{i \geq (C - l)\} \{i \% 3 = 2\} \\
 & D * (i + l + 1) + \{j - (D - J)\} && \text{when } \{j \geq (D - J)\} \{i < (C - l - 1)\} \{i \% 3 = 0\} \\
 & D * (i + l + 1) + \{j - (D - J - 2)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 = 0\} \{i < (C - l - 1)\} \{i \% 3 = 1\} \\
 & D * (i + l + 1) + \{j - (D - J - 1)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 \neq 2\} \{i < (C - l - 1)\} \{i \% 3 = 2\} \\
 & D * \{i - (C - l - 1)\} + \{j - (D - J)\} && \text{when } \{j \geq (D - J)\} \{i \geq (C - l - 1)\} \{i \% 3 = 0\} \\
 & D * \{i - (C - l - 1)\} + \{j - (D - J - 2)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 = 0\} \{i \geq (C - l - 1)\} \{i \% 3 = 1\} \\
 & D * \{i - (C - l - 1)\} + \{j - (D - J - 1)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 \neq 2\} \{i \geq (C - l - 1)\} \{i \% 3 = 2\} \\
 & D * (i + l + 1) + \{j - (D - J + 1)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 \neq 0\} \{i < (C - l - 1)\} \{i \% 3 = 1\} \\
 & D * \{i - (C - l - 1)\} + \{j - (D - J + 1)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 \neq 0\} \{i \geq (C - l - 1)\} \{i \% 3 = 1\} \\
 & D * (i + l + 1) + \{j - (D - J + 2)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 = 2\} \{i < (C - l - 1)\} \{i \% 3 = 2\} \\
 & D * \{i - (C - l - 1)\} + \{j - (D - J + 2)\} && \text{when } \{j \geq (D - J)\} \{i \% 3 = 2\} \{i \geq (C - l - 1)\} \{i \% 3 = 2\}
 \end{aligned}$$

193 (3)

194 The general validity of the proposed mathematical formulation can be established with the help
 195 of [22]. As far as spatial permutation is concerned, the steps involved in IEEE 802.16e [22] and
 196 IEEE 802.11n [6] are identical. Additionally, the latter undergoes frequency rotation using the
 197 frequency interleaving step, as described by B_3 in Fig. 1 for spatial streams other than the first.
 198 Further, analysis of the 3rd step results that the entire term beyond j_k (i.e., J_{rot}) remains constant
 199 for a particular spatial stream and expressed by Eq. 4 [7].

$$200 \quad r_k = [j_k - J_{rot}] \% N \quad (4)$$

$$201 \quad \text{where } J_{rot} = \left[\{ (i_{ss} - 1) * 2 \} \% 3 + 3 \left\lceil \frac{i_{ss} - 1}{3} \right\rceil \right] * N_{rot} * N_{BPSCS}$$

202 As the first stream for all modulation schemes undergoes no frequency rotation, hence

$$203 \quad r_k = [j_k - 0] \% N = [j_k] \% N = j_k$$

204 For subsequent streams, the value of J_{rot} differs for each spatial stream, modulation schemes, and
 205 BWs. All such possible values of J_{rot} are listed in Table 3. The expression of j_k so derived for all
 206 modulation schemes in [22] if substituted in Eq. 1 gives three new equations. The final
 207 expressions obtained and the proposed mathematical formulations developed in this work

generate the same results and are identical to results obtained through direct implementation of B_1 to B_3 steps.

Table 2(a) Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} , and BW

Table 2(b) Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} , and BW

Table 2(c) Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} , and BW

Table 3 Values of J_{rot} for all modulation schemes, spatial streams, and BWs

The work reported in this paper includes interleaver design for all four modulation schemes (i.e., BPSK, QPSK, 16-QAM, and 64-QAM) as defined in the IEEE 802.11n standard. However, the proposed algorithm may be generalized, as follows, to include any other modulation scheme beyond the above standard.

- 1) Define the number of coded bits per sub-carrier (N_{bpscs}) for the modulation scheme beyond the above standard and compute $s = \max(I, N_{bpscs})$.
- 2) Define interleaver depth (N), number of columns (d), and compute the intermediate addresses after spatial interleaving (j_k) by implementing B_1 - B_2 steps.
- 3) Compute the final memory addresses (r_k) by implementing step B_3 with appropriate values of frequency rotation parameter (N_{rot}) corresponding to the permissible bandwidths (BWs) for all four values of spatial streams (i_{ss}).
- 4) Arrange the addresses obtained in step 3 in $(N/N_{rot}) \times d$ tabular form with j and i as row and column numbers, respectively.
- 5) Identify the correlation between the subsequent addresses and re-arrange each address in $(N/N_{rot}) * (i \pm offset_1) + (j \pm offset_2)$ format. The $offset_x = 0$ with $i_{ss} = 1$ for all values of N . All other values of $offset_x$ to be computed using the correlation between the subsequent addresses.

- 6) Group the above mathematical expressions (obtained from step 5) according to the specific modulation scheme. These expressions exclude floor function, hence, suitable for implementation on the hardware platform.
- 7) Functional verification of the algorithm may be carried out by comparing the addresses of steps 3 and 6 using suitable software.

4 Transformation into Hardware

This section describes the transformation of the proposed address generator algorithm into digital hardware. The top-level view of the complete interleaver consisting of the proposed address generator and memory block is shown in Fig. 2.

4.1 Memory Block

The detailed arrangement of the memory block for one spatial stream having a similar structure as in [23] is shown in Fig. 3. The structure is generic and applies to all spatial streams. It receives three inputs from the address generator block; write address (WA_x), read address (RA_x), and sel_x . The requirement of two memory blocks for block interleaving is accomplished here with a dual-port memory (with Port A and B) where the read and write operations can be performed simultaneously. As seen in Fig. 3, the first 288H locations are used as Port A, and the next 288H locations as Port B. An adder is used to insert the bias of 288H while generating the addresses for Port B. When one port is being written, another one is read, and vice versa. Swapping between read/write operations at the end of a cycle is performed using the signal sel_x , generated using a toggle flip flop.

Fig. 2. A top-level view of the complete interleaver

4.2 Address Generator

The address generator is the heart of the interleaver. The encoding schemes used in this work for the two inputs, BW and N_{cbpsc} of the address generator, are described in Table 4. The $i_{ss1} - i_{ss4}$ represent the four different spatial streams of the address generator, each consisting of write

(WA_x), read (RA_x) address, and select signal (sel_x) output. As shown in Fig. 4, in the write address generator, a multiplexer is used to route the desired WA_x from four possible sources based on the value of N_{cbpsc} for a particular spatial stream, I_{ssx} .

Figure 5(a) and (b) show the hardware used for the generation of row-count ($JCOUNT$) and column-count ($ICOUNT$), respectively, which consist of up-counters and comparators. As per [6], the column number is defined as $C = 13$ and 18 , for $BW = 20$ MHz and 40 MHz, respectively. Circuit arrangement for the generation of row number, D using BW and N_{cbpsc} is shown in Fig. 6. Similarly, Fig. 7(a) and (b) describe hardware used for the generation of $ICOUNT < (C - I_x)$, $ICOUNT \geq (C - I_x)$, $JCOUNT < (D - J_x)$, and $JCOUNT \geq (D - J_x)$ signals. Here I_x and J_y are the column and row offset values, respectively, which are used while computing the addresses, and are defined in Table 5.

Table 4(a) Encoding of BW

Table 4(b) Encoding of N_{cbpsc}

Fig. 3. Internal structure of memory block

Fig. 4. Multiplexing scheme showing the write address generation for one spatial stream.

Fig. 5. Scheme showing the generation of (a) row-count and (b) column-count

The hardware required for the generation of RA_x is shown in Fig. 8. Like the write address generator, the structure developed for the generation of RA_x is also generic and is applicable to all the spatial streams. The first and second level multiplexers select one of the values of interleaver depth from the inputs with BW and mod_typ signal. The rd_count is a 10-bit up counter and generates RA_x . While progressing through the count values, when the rd_count value equals the output of M_1 , a reset pulse is generated by the comparator, and rd_count goes to the initial state to start another cycle.

Fig. 6. Scheme for generation of number of rows (D)

Fig. 7 Arrangement showing the generation of (a) $ICOUNT < (C - I_x)$ and $ICOUNT \geq (C - I_x)$
(b) $JCOUNT < (D - J_y)$ and $JCOUNT \geq (D - J_y)$

Table 5 Definition of I_x and J_y for all streams and BW

Figures 9 and 10 show the rest of the circuit details required to generate WA_x with BPSK/QPSK, 16-QAM, and 64-QAM modulation schemes. In these figures, the adders (A_1 , A_2 , and A_3) receive two inputs; one from the row-count part (purple colored) and the other from the column-count part (blue colored) of the circuit. In Fig. 9, the $JCOUNT + J_y$ signal is generated by an adder (A_4), whereas the two subtractors (S_1 and S_2) generate the signal $JCOUNT - (D - J_y)$. Based on the value of $JCOUNT < (D - J_y)$ signal, the multiplexer (M_2) routes one of these signals to the input of the A_1 . Similar hardware structures can be found to generate signals like $ICOUNT + I_x$, $ICOUNT + I_x + 1$, $ICOUNT - (C - I_x)$, etc., in the column-count part. The column-count part's output gets multiplied with D in the multiplier (ML_1) to generate the second input of A_1 . In Fig. 10, the circuit details for generating signals like $ICOUNT + I_x$, $ICOUNT - (C - I_x)$, $JCOUNT + J_y$, $JCOUNT - (D - J_y)$, etc., are not shown to avoid repetition and clumsiness. The condition for the generation of select inputs ($II4$, $JJ4$, $II6$, and $JJ6$) for the multiplexers of Fig. 10, are described and encoded in Table 6(a) and (b).

Fig. 8. Circuit for the generation of read address (RA_x)

Fig. 9. Circuit diagram for the generation of interleaver write addresses with $N_{cbpsc} = 1$ or 2

Fig. 10. Circuit diagram for the generation of interleaver write addresses with (a) $N_{cbpsc} = 4$ and
(b) $N_{cbpsc} = 6$

Table 6(a) Encryption of signals $II4$ and $JJ4$

Table 6(b) Encryption of signals $II6$ and $JJ6$

5 Simulation Results

The digital hardware of the MIMO WLAN interleaver is translated into a VHDL program using Xilinx ISE 12.1. The proposed design of the interleaver is simulated, and the functionality verification is done using ModelSim XE-III. The address generation circuitry of the interleaver is tested for all BWs, spatial streams, and modulation schemes, out of which two results (for $BW = 0$, $N_{bpscs} = 00$ and $BW = 1$, $N_{bpscs} = 11$) are presented in Fig. 11(a)-(b). The last four signals (int_add_1 to int_add_4) of Fig. 11(a) and (b) show the sequence of write addresses generated in synchronization with a clock signal (clk) for all the four spatial streams of the interleaver (I_{ss1} - I_{ss4}). The write address sequence generated by the proposed interleaver for spatial stream 1 (i.e., int_add_1) is 0, 4, 8, 12, ... Similarly, the address sequence for spatial stream 2 (i.e., int_add_2) is 26, 30, 34, and so on. The last address sequence (i.e., int_add_4) of Fig. 11(a) tallies with the address sequences shown in Table 1(a). Automatic address verification has also been carried out between the addresses generated by our proposed algorithm and the addresses obtained through steps B₁-B₃ of Section 2 involving floor function by running a separate MATLAB program. This verification further endorses the correctness of the proposed algorithm.

Fig. 11. Write addresses (WA_x) for (a) $BW=0$ (20MHz), $N_{bpscs} = 00$ (BPSK), (b) $BW=1$ (40MHz), $N_{bpscs} = 11$ (64-QAM)

6 FPGA Implementation Results

The proposed design of the interleaver is transformed into a VHDL model using Xilinx ISE 12.1 and is implemented on Xilinx Spartan-6 FPGA. Despite our exhaustive literature survey, any similar implementation on the FPGA platform has not been noticed. As a result, the conventional LUT-based approach has been implemented on the same FPGA platform utilizing Block RAM (BRAM) to house the address LUTs. Four dual port BRAM memory blocks are used to implement the interleaver memory in both designs. Comparative analysis of the two implementations in terms of device utilization is made in Table 7. The betterment of the proposed technique can be quantified in terms of embedded memory utilization (88.9% memory block saving) and operating speed (37.8% speed improvement). The use of DSP blocks as multiplier improves the performance of the circuit by reducing delay. The circuit works at a

maximum clock frequency (f) of 208.7MHz with 28.62mW of total power consumption, which includes static and dynamic power. The use of FPGA's embedded DSP blocks (DSP48A1s) as a multiplier and embedded dual-port memory (BRAM) helps to reduce the memory access time and, in turn, improves the throughput of the system. Resource efficiency and compact design are the key contributors to reducing the power consumption of the interleaver. In addition, Spartan 6 FPGA itself is known for better power efficiency, increased productivity, and higher performance implementation platform.

Table 7 Device Utilization Summary

The hardware testing of the address generator for the MIMO WLAN interleaver has been performed using VIO and ILA. VIO and ILA are the customizable cores that facilitate both monitoring and driving internal FPGA signals in real-time. Fig. 12 shows the block level design of the test environment using VIO and ILA wherein the proposed address generator block (WLAN_MIMO_NEW_0) is placed in the middle of the VIO (left side) and ILA (right side) blocks. The VIO injects user-defined RESET, BW, and NBPSCS signals. The outputs generated by the address generator (INT_ADD_1, 2, 3, and 4) are fed to the ILA and VIO for verification. An external clock (clk) signal drives all the modules synchronously.

Fig. 12. Test arrangement of the address generator using VIO and ILA

The throughputs of the proposed interleaver for all four modulation schemes are computed using Eq. 5 and presented in Table 8.

$$Tp = f \times N_{bpscs} \times i_{ss} \quad (5)$$

Table 8 Throughput comparison with IEEE 802.11n

The last column of Table 8 justifies our high throughput claim of the proposed interleaver. This provides the opportunity to implement the proposed design in relatively slower and lower-cost FPGAs as well, thereby providing a cost-effective solution.

Besides, a comparison with few works has been made based on the equivalence drawn between FPGA and ASIC implementations in [21]. The comparative study of the proposed implementation regarding key FPGA parameters shows betterment over other similar recent works and is presented in Table 9 and Fig. 13. The proposed circuit shows betterment over [7], [15], [16], and LUT-based technique in terms of maximum operating frequency. In terms of power consumption, our implementation is found to be the most efficient among the designs presented in [7], [15], and [16] of Fig. 13. As direct implementation of floor function is not possible, improvement in terms of memory block used (BRAM) and clock frequency over the LUT-based technique may be considered as the performance improvement of our novel algorithm due to the elimination of floor function from the interleaver address generator circuitry.

Table 9 Comparative study with similar works

Fig. 13 Performance comparison with [15], [7], [16], and LUT-based work

Massive MIMO system, a key technology being deployed in the 5G system, employs an array of a large number of transmitting antennas at the base station to achieve high throughput has been investigated to compare our FPGA implementation results. Tan et al. [24] have demonstrated CMOS implementation of the message-passing detector (MPD) designed for a 256-QAM massive MIMO system supporting 32 concurrent mobile users in each time-frequency resource with 2.76 Gbps throughput. As far as throughput is concerned, our proposed interleaver on the FPGA platform shows a competitive result with that of [24].

7 Conclusions

This work demonstrates the design and implementation of novel interleaver hardware on the FPGA platform to be used in OFDM-based MIMO WLAN applications. A new algorithm has been proposed for the address generator of the interleaver eliminating the requirement of floor function, and is supported by the mathematical formulation with general validity. The algorithm is transformed into the digital circuit and is modeled using VHDL software. Simulation results

and hardware testing verify the functionality of the proposed algorithm. Hardware implementation of the VHDL model using Xilinx ISE is done and is tested on Xilinx Spartan 6 FPGA. Efficient design and use of FPGA's embedded resources during implementation enables betterment over a few recent similar works and conventional design in terms of multiple FPGA parameters and the interleaver throughput.

References

- [1] Yang H. 'A road to future broadband wireless access: MIMO-OFDM-based air interface', IEEE Communication Magazine, 2005, vol. **43** (1), pp. 53-60.
- [2] Bolcskei H., 'MIMO-OFDM wireless systems: basics, perspectives and challenges,' IEEE Wireless Communication, 2006, vol. **13** (4), pp. 31–37.
- [3] Hwang T., Yang C., Wu G., *et al.* 'OFDM and its wireless applications: a survey', IEEE Transaction on Vehicular Technology, 2009, vol. **58** (4), pp. 1673-1694.
- [4] Paul T. K. & Ogunfunmi T., 'Wireless LAN comes of age: understanding the IEEE 802.11n amendment' IEEE Circuit and System Magazine, 2008, vol. **8** (1), pp. 28-54.
- [5] Niu H., Ouyang X., Ngo C., 'Interleaver design for MIMO OFDM based wireless LAN', Proc. IEEE Wireless Communication and Networking Conference, vol. **4**, Las Vegas, USA, 2006, pp. 1825-1829.
- [6] IEEE 802.11n-2009: 'Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: enhancements for higher throughput,' The IEEE Standards Association, New York, NY, USA, 2009.
- [7] Asghar R. and Liu D., 'Low complexity hardware interleaver for MIMO-OFDM based wireless LAN,' Proc. Int. IEEE Symp. on Circuits and Systems (ISCAS), Taipei, 2009, pp.1747-1750.
- [8] Upadhyaya B. K., and Sanyal S. K., 'Efficient FPGA implementation of address generator for WiMAX de-interleaver,' IEEE Transaction on Circuits and Systems – II : Express Briefs, 2013, vol. **60**(8), pp. 492-496.
- [9] Eickhoff R., Tittelbach-Helmrich K., Wickert M., *et al.* 'Physical layer amendments for MIMO features in 802.11a', Proc. of Conf. Future Network & Mobile Summit, 2011, pp.1-8.
- [10] Setiawan H., Nagao Y., Kurosaki M., *et al.* 'IEEE 802.11n Physical Layer Implementation on Field Programmable Gate Array', TELKOMNIKA Indonesian Journal of Electrical Engineering, 2011, vol. **10** (1), pp.67-74.
- [11] Srinandhini K., and Vaithianathan V., "FPGA Implementation of MIMO-OFDM Transceiver" International Conference on Communication and Signal Processing, India, 2014, pp. 353-357.
- [12] Perels D., Haene S., Luethi P., *et al.* 'ASIC implementation of a MIMO-OFDM transceiver for 192 mbps WLANs' Proc. of ESSCIRC, France, 2005, pp. 215-218.

- [13] Tran T.H., Nagao Y., Kurosaki M, *et al.* 'ASIC implement of 600 Mbps IEEE 802.11n 4×4 MIMO wireless LAN system', *14th IEEE Int. Conf. on Advan. Commu. Tech. (ICACT)* Pyeongchang, Korea, 2012, pp. 360–363.
- [14] Babu G. S., Gopalakrishnan L., "Reconfigurable address generator for multi-standard interleaver", *Microprocessors and Microsystems*, 2019, vol. **65**, pp. 47-56.
- [15] Zhang Z.-D., Wu B., Zhu Y.-X., *et al.* 'Design and implementation of a multi-mode interleaver/deinterleaver for MIMO OFDM systems,' *Proc. of the 8th IEEE Int. Conf. on ASIC (ASICON' 09)*, Changsha, China, 2009, pp.513–516.
- [16] Zhang Z., Wu B., Zhou Y. *et al.* 'Low-Complexity Hardware Interleaver / Deinterleaver for IEEE 802.11a/g/n WLAN' *VLSI Design*, Hindwai Publisher, 2012, pp. 1-7.
- [17] Kim M., Kim J., "An Implementation of MIMO PHY Modulator for IEEE 802.11n WLAN System", *IDEC Journal of Integrated Circuits and Systems*, 2017, vol. **3**, (1).
- [18] Xilinx, 'Spartan-6 Data sheet', 30 January 2015. [Online]. Available: https://www.xilinx.com/support/documentation/data_sheets/ds162.pdf. [Accessed 10 January 2018].
- [19] Xilinx, 'Spartan-6 FPGA Block RAM resources user guide', 8 July 2011. [Online]. Available: https://www.xilinx.com/support/documentation/user_guides/ug383.pdf. [Accessed 12 January 2018].
- [20] Xilinx, 'Spartan-6 FPGA DSP48A1 Slice user guide', 24 June 2009. [Online]. Available: https://www.xilinx.com/support/documentation/user_guides/ug389.pdf. [Accessed 12 January 2018].
- [21] Kuon I. and Rose J., 'Measuring the gap between FPGAs and ASICs,' *Proc. Int. Symposium on Field Programmable Gate Arrays*, California, USA, 2006, pp. 21–30.
- [22] Asghar R. and Liu D., '2D realization of WiMAX channel interleaver for efficient hardware implementation,' *Proc. of World Academic Science Engineering Technololgy*, Hong Kong, 2009, vol. **51**, pp. 25–29.
- [23] Upadhyaya B. K., and Sanyal S. K., "An improved LUT based reconfigurable multimode interleaver for WLAN application," *Int. J. of Recent Trends in Engg. and Tech., ACEEE*, 2011, vol. **6** (2), pp.183-188.
- [24] Tang W., Chen C. H., and Zhang Z., "A 0.58mm² 2.76Gb/s 79.8pJ/b 256-QAM massive MIMO message-passing detector," *Proc. in IEEE Symp. VLSI Circuits*, Jun. 2016, pp. 1–2.

Table 1 (on next page)

Part of interleaver write addresses

Table 1(a) *Part of interleaver write addresses with $N_{bpscs} = 1$, $N = 52$, $i_{ss}=4$, $BW = 20MHz$*

Table 1(b) *Part of interleaver write addresses with $N_{bpscs} = 4$, $N = 208$, $i_{ss}=2$, $BW = 20MHz$*

Table 1(c) *Part of interleaver write addresses with $N_{bpscs} = 6$, $N = 312$, $i_{ss}=3$, $BW = 20MHz$*

Table 1(a) Part of interleaver write addresses with $N_{bpscs} = 1$, $N = 52$, $i_{ss}=4$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)							
	0	1	2	...	9	10	11	12
0	13	17	21	...	49	1	5	9
1	14	18	22	...	50	2	6	10
2	15	19	27	...	51	3	7	11
3	16	20	28	...	0	4	8	12

Table 1(b) Part of interleaver write addresses with $N_{bpscs} = 4$, $N = 208$, $i_{ss}=2$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)							
	0	1	2	...	6	7	8	...
0	104	121	136	...	200	9	24	...
1	105	120	137	...	201	8	25	...
2	106	123	138	...	202	11	26	...
...
7	111	126	143	...	207	14	31	...
8	112	129	144	...	0	17	32	...
9	113	128	145	...	1	16	33	...
10	114	131	146	...	2	19	34	...
...
15	119	134	151	...	7	22	39	...

Table 1(c) Part of interleaver write addresses with $N_{bpscs} = 6$, $N = 312$, $i_{ss}=3$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)							
	0	1	2	3	4	5	6	...
0	234	260	283	306	20	43	66	...
1	235	258	284	307	18	44	67	...
2	236	259	282	308	19	42	68	...
...
5	239	262	285	311	22	45	71	...
6	240	266	289	0	26	49	72	...
7	241	264	290	1	24	50	73	...
8	242	265	288	2	25	48	74	...
...
23	257	280	303	17	40	63	89	...

Table 2 (on next page)

Proposed algorithm

Table 2(a) Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} and BW **Table 2(b)** Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} and BW **Table 2(c)** Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} and BW

Table 2(a) Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} and BW

Column no. (i) →		0	1	2	3	...	C-4	C-3	C-2	C-1
⚡Row no. (j)		$i < (C-1)$					$i \geq (C-1)$			
0	$j < (D-J)$	$D^*(i+1)+(j+J)$...	$D^*\{i-(C-1)\}+(j+J)$			
1										
2										
3										
...		$i < (C-1)$					$i \geq (C-1)$			
D-4	$j \geq (D-J)$	$D^*(i+1+1)+\{j-(D-J)\}$...	$D^*\{i-(C-1)\}+\{j-(D-J)\}$			
D-3										
D-2										
D-1										

Table 2(b) Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} and BW

Column no. (i) →		0	1	2	3	...	C-4	C-3	C-2	C-1		
↓ Row no. (j)		$\{i < (C-1)\}$ & (i % 2=0)		$\{i < (C-1)\}$ & (i % 2=1)			$i \geq (C-1)$ & (i % 2=0)		$i \geq (C-1)$ & (i % 2=1)			
0	$\{j < (D-J)\}$ & (j % 2=0)	$D^*(i+1)+$ (j+J)		$D^*(i+1)+$ (j+J+1)		...	$D^*\{i-(C-1)\}+$ (j+J)		$D^*\{i-(C-1)\}+$ (j+J+1)			
1												
2		$\{j < (D-J)\}$		$D^*(i+1)+$ (j+J)			$D^*(i+1)+$ (j+J-1)		$D^*\{i-(C-1)\}+$ (j+J)		$D^*\{i-(C-1)\}+$ (j+J-1)	
3		& (j % 2=1)										
...		$i < (C-1)$ & (i % 2=0)		$\{i < (C-1)\}$ & (i % 2=1)			$i \geq (C-1)$ & (i % 2=0)		$i \geq (C-1)$ & (i % 2=1)			
D-4	$\{j \geq (D-J)\}$ & (j % 2=0)	$D^*(i+1+1)+$ fj-(D-J)		$D^*(i+1+1)+$ fj-(D-J-1)		...	$D^*\{i-(C-1)\}+$ fj-(D-J)		$D^*\{i-(C-1)\}+$ fj-(D-J-1)			
D-3												
D-2		$\{j \geq (D-J)\}$		$D^*(i+1+1)+$ (j-(D-J))			$D^*(i+1+1)+$ fj-(D-J+1)		$D^*\{i-(C-1)\}+$ fj-(D-J)		$D^*\{i-(C-1)\}+$ fj-(D-J+1)	
D-1		& (j % 2=1)										

Table 2(c) Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} and BW

Column no. (i) →			0	1	2	3	...	C-4	C-3	C-2	C-1
↓ Row no. (j)			$\{i < (C-1)\}$ &(i % 3=0)	$\{i < (C-1)\}$ &(i % 3=1)	$\{i < (C-1)\}$ &(i % 3=2)			$i \geq (C-1)$ &(i % 3=0)	$i \geq (C-1)$ &(i % 3=1)	$i \geq (C-1)$ &(i % 3=2)	
0		$\{j < (D-J)\}$ &(j % 3=0)	D*(i+J)+ (j+J)	D*(i+J)+ (j+J+2)	D*(i+J)+ (j+J+1)	...		D*{i-(C-I)}+ (j+J)	D*{i-(C-I)}+ (j+J+2)	D*{i-(C-I)}+ (j+J+1)	
1											
2		$\{j < (D-J)\}$ &(j % 3=1)	D*(i+J)+ (j+J)	D*(i+J)+ (j+J-1)	D*(i+J)+ (j+J+1)			D*{i-(C-I)}+ (j+J)	D*{i-(C-I)}+ (j+J-1)	D*{i-(C-I)}+ (j+J+1)	
3		$\{j < (D-J)\}$ &(j % 3=2)	D*(i+J)+ (j+J)	D*(i+J)+ (j+J-1)	D*(i+J)+ (j+J-2)			D*{i-(C-I)}+ (j+J)	D*{i-(C-I)}+ (j+J-1)	D*{i-(C-I)}+ (j+J-2)	
...			$i < (C-I-1)$ &(i % 3=0)	$\{i < (C-I-1)\}$ &(i % 3=1)	$\{i < (C-I-1)\}$ &(i % 3=2)			$i \geq (C-I-1)$ &(i % 3=0)	$i \geq (C-I-1)$ &(i % 3=1)	$i \geq (C-I-1)$ &(i % 3=2)	
D-4		$\{j \geq (D-J)\}$ &(j % 3=0)	D*(i+I+I)+ + {j-(D-J)}	D*(i+I+I)+ {j-(D-J-2)}	D*(i+I+I)+ {j-(D-J-1)}	...		D*{i-(C-I-1)}+ {j-(D-J)}	D*(i-(C-I-1))+ (j-(D-J-2))	D*(i-(C-I-1))+ (j-(D-J-1))	
D-3											
D-2		$\{j \geq (D-J)\}$ &(j % 3=1)	D*(i+I+I)+ + (j-(D-J))	D*(i+I+I)+ (j-(D-J+1))	D*(i+I+I)+ (j-(D-J-1))			D*(i-(C-I-1))+ (j-(D-J))	D*(i-(C-I-1))+ (j-(D-J+1))	D*(i-(C-I-1))+ (j-(D-J-1))	
		$\{j \geq (D-J)\}$	D*(i+I+I)	D*(i+I+I)+	D*(i+I+I)+			D*(i-(C-I-1))+	D*(i-(C-I-1))+	D*(i-(C-I-1))+ + {j-(D-J-1)}	

12
13

$D-1$							$J+1))$	$J+2))$
-------	--	--	--	--	--	--	---------	---------

Table 3 (on next page)

Values of J_{rot} for all modulation schemes, spatial streams and BWs

Table 3 Values of J_{rot} for all modulation schemes, spatial streams and BWs

Modulation Scheme (N_{cbpsc})	BW=20MHz				BW=40MHz			
	$I_{ss}=1$	$I_{ss}=2$	$I_{ss}=3$	$I_{ss}=4$	$I_{ss}=1$	$I_{ss}=2$	$I_{ss}=3$	$I_{ss}=4$
BPSK ($N_{cbpsc} = 1$)	0	26	13	39	0	58	29	87
QPSK ($N_{cbpsc} = 2$)	0	52	26	78	0	116	58	174
16-QAM ($N_{cbpsc} = 4$)	0	104	52	156	0	232	116	348
64-QAM ($N_{cbpsc} = 6$)	0	156	78	234	0	348	174	522

Table 4(on next page)

Encoding of BW

Table 4(a) *Encoding of BW* **Table 4(b)** *Encoding of N_{cbpsc}*

Table 4(a) Encoding of BW

Bandwidth (BW)	Encoded bit
20MHz	0
40MHz	1

Table 4(b) Encoding of N_{cbpsc}

Modulation Scheme (N_{cbpsc})	Encoded bits
BPSK ($N_{cbpsc} = 1$)	00
QPSK ($N_{cbpsc} = 2$)	01
16-QAM ($N_{cbpsc} = 4$)	10
64-QAM ($N_{cbpsc} = 6$)	11

Table 5(on next page)

Definition of I_x and J_y for all streams and BW

Table 5 Definition of I_x and J_y for all streams and BW

<i>Stream</i>	<i>BW=20MHz, C=13</i>	<i>BW=40MHz, C=18</i>
I_{ss1}	$I_1=0, J_1=0$	$I_1=0, J_1=0$
I_{ss2}	$I_2=6, J_2=NBPS C*2$	$I_2=8, J_2=NBPS C*2$
I_{ss3}	$I_3=9, J_3=NBPS C*3$	$I_3=13, J_3=NBPS C$
I_{ss4}	$I_4=3, J_4=NBPS C$	$I_4=3, J_4=NBPS C*3$

Table 6(on next page)

Encryption of signals

Table 6(a) *Encryption of signals II4 and JJ4* **Table 6(b)** *Encryption of signals II6 and JJ6*

Table 6(a) Encryption of signals *II4* and *JJ4*

Condition	<i>II4</i>	Condition	<i>JJ4</i>
$ICOUNT < (C-I_x)$ and $iXMOD = 0$	00	$JCOUNT < (D-J_y)$ and $jXMOD = 0$	00
$ICOUNT < (C-I_x)$ and $iXMOD = 1$	01	$JCOUNT < (D-J_y)$ and $jXMOD = 1$	01
$ICOUNT \geq (C-I_x)$ and $iXMOD = 0$	10	$JCOUNT \geq (D-J_y)$ and $jXMOD = 0$	10
$ICOUNT \geq (C-I_x)$ and $iXMOD = 1$	11	$JCOUNT \geq (D-J_y)$ and $jXMOD = 1$	11

Table 6(b) Encryption of signals *II6* and *JJ6*

Condition	<i>II6</i>	Condition	<i>JJ6</i>
$ICOUNT < (C-I_x)$ and $iXMOD=0$	000	$JCOUNT < (D-J_y)$ and $jXMOD=0$	000
$ICOUNT < (C-I_x)$ and $iXMOD=1$	001	$JCOUNT < (D-J_y)$ and $jXMOD=1$	001
$ICOUNT < (C-I_x)$ and $iXMOD=2$	010	$JCOUNT < (D-J_y)$ and $jXMOD=2$	010
$ICOUNT \geq (C-I_x)$ and $iXMOD=0$	011	$JCOUNT \geq (D-J_y)$ and $jXMOD=0$	011
$ICOUNT \geq (C-I_x)$ and $iXMOD=1$	100	$JCOUNT \geq (D-J_y)$ and $jXMOD=1$	100
$ICOUNT \geq (C-I_x)$ and $iXMOD=2$	101	$JCOUNT \geq (D-J_y)$ and $jXMOD=2$	101

Table 7 (on next page)

Device Utilization Summary

Table 7 Device Utilization Summary

FPGA Resources	This work		LUT Based technique	
	Utilization in Number	Utilization in %	Utilization in Number	Utilization in %
Number of Slices Registers	30 out of 30064	0.10	35 out of 30064	0.12
Number of Slices LUTs	864 out of 15032	5.75	201 out of 15032	1.34
Number of BRAMs	4 out of 52	7.69	36 out of 52	69.23
Number of DSP48A1s	4 out of 38	10.53	0 out of 38	0 %
Number of BUFG/BUFGCTRLs	2 out of 16	12.50	2 out of 16	12.50

Table 8(on next page)

Throughput comparison with IEEE 802.11n

1

Table 8: Throughput comparison with IEEE 802.11n

Maximum throughput requirement of IEEE 802.11n	This work		
	Modulation Scheme	Maximum throughput	Improvement over IEEE 802.11n
600 Mbps	BPSK	834.8 Mbps	1.39 times
	QPSK	1669.6 Mbps	2.78 times
	16-QAM	3339.2 Mbps	5.57 times
	64-QAM	5008.8 Mbps	8.35 times

2

Table 9(on next page)

Comparative study with similar works

Table 9 Comparative study with similar works

FPGA Parameters	This work	[15]	[7]	[16]	LUT Based
Maximum clock frequency, f	208.7 MHz	109.38MHz	70.31MHz	125MHz	151.45MHz
Power consumption, P	28.62mW	111.24mW	48mW	Not available	28.62mW

Figure 1

Block diagram of steps involved in interleaving process for MIMO WLAN




Figure 2

Top level view of complete interleaver




Figure 3

Internal structure of memory block




Figure 4

Multiplexing scheme showing write address generation for one spatial stream




Figure 5

Scheme showing generation of (a) row count and (b) column count




Figure 6

Scheme for generation of number of rows (D)




Figure 7

Arrangement showing generation of (a) $ICOUNT < (C-I_x)$ and $ICOUNT \geq (C-I_x)$ (b) $JCOUNT < (D-J_y)$ and $JCOUNT \geq (D-J_y)$




Figure 8

Circuit for generation of read address (RA_x)




Figure 9

Circuit diagram for generation of interleaver write addresses with $N_{cbpsc} = 1$ or 2




Figure 10

Circuit diagram for generation of interleaver write addresses with (a) $N_{cbpsc} = 4$ and (b) $N_{cbpsc} = 6$






Figure 11

Write addresses (WA_x) for (a) $BW=0$ (20MHz), $N_{bpscs} = 00$ (BPSK), (b) $BW=1$ (40MHz), $N_{bpscs} = 11$ (64-QAM)



(a)



(b)

Figure 12

Test arrangement of the address generator using VIO and ILA




Figure 13

Performance comparison

