

High throughput resource efficient reconfigurable interleaver for MIMO WLAN application

Bijoy Kumar Upadhyaya¹, Pijush Kanti Dutta Pramanik^{Corresp., 2}, Salil Kumar Sanyal³

¹ Department of Electronics & Communication Engineering, Tripura Institute of Technology, Narsingarh, Tripura, India

² Department of Computer Science & Engineering, National Institute of Technology, Durgapur, West Bengal, India

³ Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata, West Bengal, India

Corresponding Author: Pijush Kanti Dutta Pramanik

Email address: pkdp15ca1503@phd.nitdgp.ac.in

Demand for high-speed wireless broadband internet service is ever increasing. Multiple-input-multiple-output (MIMO) Wireless LAN (WLAN) is becoming a promising solution for such high-speed internet service requirements. This paper proposes a novel algorithm to efficiently model the address generation circuitry of the MIMO WLAN interleaver. The interleaver used in the MIMO WLAN transceiver has three permutation steps involving floor function whose hardware implementation is the most challenging task due to the absence of corresponding digital hardware. In this work, we propose an algorithm with a mathematical background for the address generator, eliminating the need for floor function. The algorithm is converted into digital hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the complete interleaver, including the read address generator and memory module, is designed and modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded memory and DSP blocks of Spartan 6 FPGA. The functionality of the proposed algorithm is verified through exhaustive software simulation using ModelSim software. Hardware testing is carried out on Zynq 7000 FPGA using Virtual Input Output (VIO) and Integrated Logic Analyzer (ILA) core. Comparisons with few recent similar works, including the conventional Look-Up Table (LUT) based technique, show the superiority of our proposed design in terms of maximum improvement in operating frequency by 196.83%, maximum reduction in power consumption by 74.27%, and reduction of memory occupancy by 88.9%. In the case of throughput, our design can deliver 8.35 times higher compared to IEEE 802.11n requirement.

1 **High Throughput Resource Efficient Reconfigurable**
2 **Interleaver for MIMO WLAN Application**

3

4 Bijoy Kumar Upadhyaya¹, Pijush Kanti Dutta Pramanik², Salil Kumar Sanyal³

5

6 ¹ *Department of Electronics & Communication Engineering, Tripura Institute of Technology,*
7 *Narsingarh, Tripura, India*

8 ² *Department of Computer Science & Engineering, National Institute of Technology, Durgapur,*
9 *India*

10 ³ *Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata,*
11 *India*

12

13

14

15 Corresponding Author:

16 Pijush Kanti Dutta Pramanik

17 Department of Computer Science & Engineering

18 National Institute of Technology, Durgapur, India

19 Email: pijushjld@yahoo.co.in, pkdp15ca1503@phd.nitdgp.ac.in

20

21

22

23

24

25

26

27

28

29

30

31 **Abstract**

32 Demand for high-speed wireless broadband internet service is ever increasing. Multiple-input-
33 multiple-output (MIMO) Wireless LAN (WLAN) is becoming a promising solution for such
34 high-speed internet service requirements. This paper proposes a novel algorithm to efficiently
35 model the address generation circuitry of the MIMO WLAN interleaver. The interleaver used in
36 the MIMO WLAN transceiver has three permutation steps involving floor function whose
37 hardware implementation is the most challenging task due to the absence of corresponding
38 digital hardware. In this work, we propose an algorithm with a mathematical background for the
39 address generator, eliminating the need for floor function. The algorithm is converted into digital
40 hardware for implementation on the reconfigurable FPGA platform. Hardware structure for the
41 complete interleaver, including the read address generator and memory module, is designed and
42 modeled in VHDL using Xilinx Integrated Software Environment (ISE) utilizing embedded
43 memory and DSP blocks of Spartan 6 FPGA. The functionality of the proposed algorithm is
44 verified through exhaustive software simulation using ModelSim software. Hardware testing is
45 carried out on Zynq 7000 FPGA using Virtual Input Output (VIO) and Integrated Logic
46 Analyzer (ILA) core. Comparisons with few recent similar works, including the conventional
47 Look-Up Table (LUT) based technique, show the superiority of our proposed design in terms of
48 maximum improvement in operating frequency by 196.83%, maximum reduction in power
49 consumption by 74.27%, and reduction of memory occupancy by 88.9%. In the case of
50 throughput, our design can deliver 8.35 times higher compared to IEEE 802.11n requirement.

51 **1 Introduction**

52 The increasing use of multimedia services and the growth of graphics-based web contents have
53 escalated the demand for high-speed wireless broadband communications. The use of more than
54 one antenna at the transmitter and/or at the receiver aims to substantially improve the
55 transmission/reception rate. Orthogonal Frequency Division Multiplexing (OFDM) is becoming
56 a popular technique for high data rate wireless transmission [1]. OFDM may be combined with
57 multiple antennas at both the access point and the mobile terminal to increase diversity gain
58 and/or to enhance the system capacity on a time-varying multipath fading channel, resulting in a
59 Multiple-Input-Multiple-Output (MIMO) OFDM system [2] [3].

60 The IEEE 802.11n, an amendment to the IEEE 802.11 standard, is based on MIMO-OFDM
61 transmission techniques to enable high-speed data communication with a maximum throughput
62 of 600 Mbps [4]. In high-throughput wireless communication systems, interleavers [5] play an
63 important role in reducing the effect of a burst error in the channel and improve the performance
64 of Forward Error Correction (FEC) techniques.

65 In general terms, an interleaver consists of two parts: address generator and interleaver memory.
66 The address generation process in MIMO WLAN transceiver is implementing the three steps in
67 permutation wherein a floor function is involved [6]. But due to the non-availability of digital
68 hardware in practice, it is difficult to implement the floor function. Due to this issue, the Look-up
69 Table (LUT) based approach is generally used [7]. In a LUT-based approach, all possible
70 addresses are pre-calculated and stored in the memory. The LUT-based technique is, in general,
71 unattractive [8] as it requires a large number of memory blocks (LUTs) to house the addresses
72 associated with different permissible modulation schemes, bandwidths (BWs), and spatial
73 streams. In addition, the LUT-based address generator requires a large memory access time
74 resulting in slower operation.

75 Literature review for MIMO WLAN transceiver implementation on hardware platform unveils
76 some works. A work reported in [9] demonstrated the development of a prototype transceiver for
77 IEEE 802.11a, followed by the upgradation to 1x4 MIMO WLAN. The authors claimed to
78 implement the transceiver on Xilinx FPGA Virtex V LX330. Setiawan et al. [10] demonstrated
79 prototyping of the 2X2 MIMO WLAN system using Register Transfer Level (RTL) design. The
80 authors used the Model-Based Design Process (MBDP) for developing the RTL design of the
81 transceiver and implemented on Altera FPGA Stratix-II EP2S180 and obtained maximum
82 throughput of 144 Mbps. Another work for MIMO-OFDM transceiver implementation on Xilinx
83 Virtex IV FPGA has been reported in [11]. Here, the authors implemented an interleaver and de-
84 interleaver pair, including the convolutional channel coding algorithm of the MIMO-OFDM
85 transceiver. This paper focuses on implementing the fundamental interleaving technique, which
86 does not include inter-row, inter-column permutation, and frequency rotation parameters
87 essential for the MIMO-OFDM transceiver. The FPGA implementation works presented in [9],
88 [10], and [11] were neither aimed at full 4X4 MIMO-OFDM implementation nor achieving the
89 600 Mbps throughput target. ASIC implementations of the MIMO-OFDM / IEEE 802.11n

90 transceiver are described by some researchers in [12] [13]. Another recent work on designing an
91 FPGA-based address generator for a multi-standard interleaver is reported in the literature [14].
92 The authors made a combined implementation of the address generator for WLAN (802.11a/b/g),
93 WiMAX, and 3GPP LTE, but not of the MIMO WLAN (802.11n).

94 However, the implementations of [9], [10], [11], [12], [13], and [14] are not specifically focused
95 on interleaver/de-interleaver. They do not contain detailed implementation results leaving scope
96 for design optimization with respect to resource utilization, providing compact design, resulting
97 in higher throughput and reduced power consumption.

98 Very few papers reporting the hardware implementation of the MIMO WLAN interleaver are
99 available in the literature. In [15], Zhang et al. presented a de-interleaver address generator
100 implementation on a 0.13 μ m CMOS platform. The authors claimed that the implementation was
101 also done on the FPGA platform but without any implementation result. 2-D translation of the
102 interleaver equations for hardware simplicity was proposed in [7]. The final expressions, so
103 derived, are very complex and do not clearly explain the hardware design issues, especially for
104 64-QAM. The implementation platform of this work is reported to be 65nm CMOS technology.
105 Another recent work [16] reported by the authors of [15] claimed betterment over their previous
106 work in reducing complexity and improvement in maximum operating frequency keeping the
107 same implementation platform. The improvement claimed by the authors is due to exchanging
108 steps between the interleaver and the de-interleaver. In [17], the authors presented an FPGA-
109 based implementation of the complete MIMO PHY modulator for IEEE 802.11n WLAN. The
110 implementation is further extended to ASIC with 65nm CMOS technology. The authors
111 tabulated the FPGA and ASIC implementation results of the complete MIMO PHY modulator
112 for IEEE 802.11n WLAN without mentioning the interleaver's resource occupancy or power
113 consumption separately.

114 The above-mentioned issues have opened up further research scope for improving the
115 implementation of the MIMO WLAN interleaver that complies with the high throughput data
116 transmission requirements. In this paper, we propose a novel design of the interleaver used in a
117 4x4 MIMO WLAN transceiver. The proposed address generator algorithm eliminates the
118 requirement of floor function from the address generator of the MIMO WLAN interleaver.

119 The key contributions of this work are:

- 120 • The mathematical modeling of the new algorithm has been derived with general validity.
- 121 • The novel address generator algorithm has been generalized to accommodate more
122 modulation schemes if required.
- 123 • The complete MIMO WLAN interleaver, including the proposed address generator
124 algorithm, is transformed into digital hardware and implemented on Spartan 6 FPGA [18]
125 using Xilinx ISE 12.1.
- 126 • To reduce the resource and power consumption and to enhance the throughput, the
127 embedded resources of FPGA like dual-port Block RAM [19] and DSP blocks (DSP48A1)
128 [20] have been successfully interfaced and utilized in the hardware model. This approach
129 makes the design very compact and highly efficient. Comparison with existing similar
130 works endorses the superiority of our proposed design in terms of multiple FPGA
131 parameters.
- 132 • The functionality test of the address generator has been verified using ModelSim XE-III
133 software.
- 134 • Further, hardware testing of the algorithm has also been carried out using Virtual Input and
135 Output (VIO) and Integrated Logic Analyser (ILA) module on Zynq 7000 FPGA board,
136 which further validates the proposed algorithm.
- 137 • The proposed design has been compared with a few recent implementations [7], [15], [16]
138 by converting them into FPGA equivalent implementation using [21]. The comparison
139 shows the superiority of the proposed design in terms of operating frequency, power
140 consumption, and memory occupancy.
- 141 • The performance of the proposed interleaver is compared with IEEE 802.11n. The
142 comparison results show that the proposed interleaver delivers much higher throughput
143 than the maximum throughput requirement of IEEE 802.11n.

144 The rest of the paper is organized as follows. Section 2 presents the theoretical background of the
145 interleaving process in the MIMO WLAN transceiver. Section 3 presents the proposed
146 algorithm, including the mathematical background for the address generator. A description of the
147 transformation of the proposed algorithm into digital hardware has been made in Section 4.
148 Simulation results followed by FPGA implementation details have been reported in Sections 5

149 and 6, respectively. The concluding remarks are given in Section 7.

150 **2 Interleaving in IEEE 802.11n**

151 In a MIMO WLAN transceiver, the encoded data stream obtained from the convolutional
152 encoder is fed to a special type of block interleaver. Interleaving in 802.11n is a three-step
153 process in which the first two steps provide spatial interleaving, and the final step performs
154 frequency interleaving [4]. The interleaving steps are defined in the form of three blocks shown
155 in Fig. 1. The first step (B_1) ensures that adjacent coded bits are mapped onto non-adjacent
156 subcarriers, while the second step (B_2) is responsible for the mapping of adjacent coded bits
157 alternately onto less or more significant bits of the constellation, thus avoiding long runs of lowly
158 reliable bits. If more than one spatial stream exists in the 802.11n physical layer, the third step,
159 called frequency rotation (B_3), will be applied to the additional spatial streams. The frequency
160 rotation ensures that the consecutive carriers used across spatial streams are not highly
161 correlated.

162 *Fig. 1. Block diagram of steps involved in interleaving process for the MIMO WLAN*

163 Here, N is the block size corresponding to the number of coded bits per allocated sub-channels
164 per OFDM symbol. d represents the number of columns in the interleaver, whose values are 13
165 and 18 for 20MHz and 40MHz BW [5], respectively. The parameter s is defined as $s = \max(1,$
166 $N_{BPSCS})$, whereas N_{BPSCS} is the number of coded bits per sub-carrier and takes the values 1, 2, 4,
167 and 6 for BPSK, QPSK, 16-QAM, and 64-QAM, respectively. i_{ss} is the index of the spatial
168 stream, and N_{rot} is the parameter used for defining different rotations for the 20MHz and 40MHz
169 cases. The operator $\%$ and $\lfloor \cdot \rfloor$ represent modulo function and floor function, respectively.

170 **3 Proposed Algorithm for Address Generator of Interleaver**

171 The permutation steps described in the B_1 , B_2 , and B_3 blocks of Fig. 1 involve floor function. Our
172 objective is to propose a hardware-friendly algorithm to implement the address generator on a
173 reconfigurable platform that involves no floor function. Initially, a MATLAB program is
174 developed by implementing B_1 , B_2 , and B_3 blocks of Fig. 1 to determine the interleaver addresses
175 for all modulation schemes, spatial streams, and BWs. Table 1(a)-(c) show selected part these

176 addresses for $N_{bpscs} = 1, N = 52, i_{ss}=4; N_{bpscs} = 4, N = 208, i_{ss}=2; \text{ and } N_{bpscs} = 6, N = 312, i_{ss}=3$
 177 with 20MHz BW. Careful examination of these addresses reveals the correlation among them,
 178 which may be proposed to express by new algorithms, as described in Table 2(a)-(c). The
 179 complete mathematical formulations of the proposed algorithms, including all modulation
 180 schemes, spatial streams, and BWs, are represented by Eq. 1-3.

181 **Table 1(a)** Part of interleaver write addresses with $N_{bpscs} = 1, N = 52, i_{ss}=4, BW = 20\text{MHz}$

182

183 **Table 1(b)** Part of interleaver write addresses with $N_{bpscs} = 4, N = 208, i_{ss}=2, BW = 20\text{MHz}$

184

185 **Table 1(c)** Part of interleaver write addresses with $N_{bpscs} = 6, N = 312, i_{ss}=3, BW = 20\text{MHz}$

$$186 \quad k_{n(QPSK - BPSK)} = \begin{cases} D * (i + I) + (j + J) & \text{when } j < (D - J) \text{ and } i < (C - I) \\ D * \{i - (C - I)\} + (j + J) & \text{when } j < (D - J) \text{ and } i \geq (C - I) \\ D * (i + I + 1) + \{j - (D - J)\} & \text{when } j \geq (D - J) \text{ and } i < (C - I - 1) \\ D * \{i - (C - I - 1)\} + \{j - (D - J)\} & \text{when } j \geq (D - J) \text{ and } i \geq (C - I - 1) \end{cases}$$

187 (1)

188 $k_{n(16 - QAM)} =$

$$189 \quad \begin{cases} D * (i + I) + (j + J) & \text{when } \{j < (D - J)\} \{i < (C - I)\} \\ D * (i + I) + (j + J + 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 0\}] \& [\{i < (C - I)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I)\} + (j + J) & \text{when } \{j < (D - J)\} \& [\{i \geq (C - I)\} \& \{i \% 2 = 0\}] \\ D * (i - (C - I)) + (j + J + 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 0\}] \& [\{i \geq (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i + I) + (j + J - 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 1\}] \& [\{i < (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i - (C - I)) + (j + J - 1) & \text{when } [\{j < (D - J)\} \& \{j \% 2 = 1\}] \& [\{i \geq (C - I)\} \& \{i \% 2 = 1\}] \\ D * (i + I + 1) + \{j - (D - J)\} & \text{when } \{j \geq (D - J)\} \& [\{i < (C - I - 1)\} \& \{i \% 2 = 0\}] \\ D * (i + I + 1) + \{j - (D - J - 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 0\}] \& [\{i < (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J)\} & \text{when } \{j \geq (D - J)\} \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 0\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J - 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 0\}] \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * (i + I + 1) + \{j - (D - J + 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 1\}] \& [\{i < (C - I - 1)\} \& \{i \% 2 = 1\}] \\ D * \{i - (C - I - 1)\} + \{j - (D - J + 1)\} & \text{when } [\{j \geq (D - J)\} \& \{j \% 2 = 1\}] \& [\{i \geq (C - I - 1)\} \& \{i \% 2 = 1\}] \end{cases}$$

190 (2)

191 $k_{n(64 - QAM)} =$

$$\begin{array}{l}
 D^*(i+1) + (j+J) \quad \text{when } [j < (D-J)] \& [i < (C-1)] \& (i \% 3 = 0) \\
 D^*(i+1) + (j+J+2) \quad \text{when } [j < (D-J)] \& (j \% 3 = 0) \& [i < (C-1)] \\
 D^*(i+1) + (j+J+1) \quad \text{when } [j < (D-J)] \& (j \% 3 \neq 2) \& [i < (C-1)] \& (i \% 3 = 2) \\
 D^*(i+1) + (j+J) \quad \text{when } [j < (D-J)] \& (j \% 3 \neq 0) \& [i \geq (C-1)] \& (i \% 3 = 0) \\
 D^*(i+1) + (j+J+2) \quad \text{when } [j < (D-J)] \& (j \% 3 = 0) \& [i \geq (C-1)] \& (i \% 3 = 1) \\
 D^*(i+1) + (j+J+1) \quad \text{when } [j < (D-J)] \& (j \% 3 \neq 2) \& [i \geq (C-1)] \& (i \% 3 = 2) \\
 D^*(i+1) + (j+J-1) \quad \text{when } [j < (D-J)] \& (j \% 3 \neq 0) \& [i < (C-1)] \& (i \% 3 = 1) \\
 D^*(i+1) + (j+J-1) \quad \text{when } [j < (D-J)] \& (j \% 3 \neq 0) \& [i \geq (C-1)] \& (i \% 3 = 1) \\
 D^*(i+1) + (j+J-2) \quad \text{when } [j < (D-J)] \& (j \% 3 = 2) \& [i < (C-1)] \& (i \% 3 = 2) \\
 D^*(i+1) + (j+J-2) \quad \text{when } [j < (D-J)] \& (j \% 3 = 2) \& [i \geq (C-1)] \& (i \% 3 = 2) \\
 D^*(i+1+1) + j - (D-J) \quad \text{when } [j \geq (D-J)] \& [i < (C-1-1)] \& (i \% 3 = 0) \\
 D^*(i+1+1) + j - (D-J-2) \quad \text{when } [j \geq (D-J)] \& (j \% 3 = 0) \& [i < (C-1-1)] \& (i \% 3 = 1) \\
 D^*(i+1+1) + j - (D-J-1) \quad \text{when } [j \geq (D-J)] \& (j \% 3 \neq 2) \& [i < (C-1-1)] \& (i \% 3 = 2) \\
 D^*(i-1-1) + j - (D-J) \quad \text{when } [j \geq (D-J)] \& [i \geq (C-1-1)] \& (i \% 3 = 0) \\
 D^*(i-1-1) + j - (D-J-2) \quad \text{when } [j \geq (D-J)] \& (j \% 3 = 0) \& [i \geq (C-1-1)] \& (i \% 3 = 1) \\
 D^*(i-1-1) + j - (D-J-1) \quad \text{when } [j \geq (D-J)] \& (j \% 3 \neq 2) \& [i \geq (C-1-1)] \& (i \% 3 = 2) \\
 D^*(i+1+1) + j - (D-J+1) \quad \text{when } [j \geq (D-J)] \& (j \% 3 \neq 0) \& [i < (C-1-1)] \& (i \% 3 = 1) \\
 D^*(i-1-1) + j - (D-J+1) \quad \text{when } [j \geq (D-J)] \& (j \% 3 \neq 0) \& [i \geq (C-1-1)] \& (i \% 3 = 1) \\
 D^*(i+1+1) + j - (D-J+2) \quad \text{when } [j \geq (D-J)] \& (j \% 3 = 2) \& [i < (C-1-1)] \& (i \% 3 = 2) \\
 D^*(i-1-1) + j - (D-J+2) \quad \text{when } [j \geq (D-J)] \& (j \% 3 = 2) \& [i \geq (C-1-1)] \& (i \% 3 = 2)
 \end{array}$$

193 (3)

194 The general validity of the proposed mathematical formulation can be established with the help
 195 of [22]. As far as spatial permutation is concerned, the steps involved in IEEE 802.16e [22] and
 196 IEEE 802.11n [6] are identical. Additionally, the latter undergoes frequency rotation using the
 197 frequency interleaving step, as described by B_3 in Fig. 1 for spatial streams other than the first.
 198 Further, analysis of the 3rd step results that the entire term beyond j_k (i.e., J_{rot}) remains constant
 199 for a particular spatial stream and expressed by Eq. 4 [7].

$$200 \quad r_k = [j_k - J_{rot}] \% N \quad (4)$$

$$201 \quad \text{where } J_{rot} = \left[\{ (i_{ss} - 1) * 2 \} \% 3 + 3 \left[\frac{i_{ss} - 1}{3} \right] \right] * N_{rot} * N_{BPSCS}$$

202 As the first stream for all modulation schemes undergoes no frequency rotation, hence

$$203 \quad r_k = [j_k - 0] \% N = [j_k] \% N = j_k$$

204 For subsequent streams, the value of J_{rot} differs for each spatial stream, modulation schemes, and
 205 BWs. All such possible values of J_{rot} are listed in Table 3. The expression of j_k so derived for all
 206 modulation schemes in [22] if substituted in Eq. 1 gives three new equations. The final
 207 expressions obtained and the proposed mathematical formulations developed in this work

208 generate the same results and are identical to results obtained through direct implementation of
209 B₁ to B₃ steps.

210

211 **Table 2(a)** Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} , and BW

212

213 **Table 2(b)** Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} , and BW

214

215 **Table 2(c)** Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} , and BW

216

217 **Table 3** Values of J_{rot} for all modulation schemes, spatial streams, and BWs

218 The work reported in this paper includes interleaver design for all four modulation schemes (i.e.,
219 BPSK, QPSK, 16-QAM, and 64-QAM) as defined in the IEEE 802.11n standard. However, the
220 proposed algorithm may be generalized, as follows, to include any other modulation scheme
221 beyond the above standard.

- 222 1) Define the number of coded bits per sub-carrier (N_{bpscs}) for the modulation scheme
223 beyond the above standard and compute $s = \max(I, N_{bpscs})$.
- 224 2) Define interleaver depth (N), number of columns (d), and compute the intermediate
225 addresses after spatial interleaving (j_k) by implementing B₁-B₂ steps.
- 226 3) Compute the final memory addresses (r_k) by implementing step B₃ with appropriate
227 values of frequency rotation parameter (N_{rot}) corresponding to the permissible
228 bandwidths (BWs) for all four values of spatial streams (i_{ss}).
- 229 4) Arrange the addresses obtained in step 3 in $(N/N_{rot}) \times d$ tabular form with j and i as row
230 and column numbers, respectively.
- 231 5) Identify the correlation between the subsequent addresses and re-arrange each address
232 in $(N/N_{rot}) * (i \pm offset_1) + (j \pm offset_2)$ format. The $offset_x = 0$ with $i_{ss} = 1$ for all values of
233 N . All other values of $offset_x$ to be computed using the correlation between the
234 subsequent addresses.

262 (WA_x), read (RA_x) address, and select signal (sel_x) output. As shown in Fig. 4, in the write address
 263 generator, a multiplexer is used to route the desired WA_x from four possible sources based on the
 264 value of N_{cbpsc} for a particular spatial stream, I_{ssx} .
 265 Figure 5(a) and (b) show the hardware used for the generation of row-count ($JCOUNT$) and
 266 column-count ($ICOUNT$), respectively, which consist of up-counters and comparators. As per
 267 [6], the column number is defined as $C = 13$ and 18 , for $BW = 20$ MHz and 40 MHz,
 268 respectively. Circuit arrangement for the generation of row number, D using BW and N_{cbpsc} is
 269 shown in Fig. 6. Similarly, Fig. 7(a) and (b) describe hardware used for the generation of
 270 $ICOUNT < (C-I_x)$, $ICOUNT \geq (C-I_x)$, $JCOUNT < (D-J_y)$, and $JCOUNT \geq (D-J_y)$ signals. Here I_x
 271 and J_y are the column and row offset values, respectively, which are used while computing the
 272 addresses, and are defined in Table 5.

273

274

Table 4(a) Encoding of BW

275

276

Table 4(b) Encoding of N_{cbpsc}

277

278

Fig. 3. Internal structure of memory block

279

280 **Fig. 4. Multiplexing scheme showing the write address generation for one spatial stream.**

281

282 **Fig. 5. Scheme showing the generation of (a) row-count and (b) column-count**

283

284 The hardware required for the generation of RA_x is shown in Fig. 8. Like the write address
 285 generator, the structure developed for the generation of RA_x is also generic and is applicable to
 286 all the spatial streams. The first and second level multiplexers select one of the values of
 287 interleaver depth from the inputs with BW and mod_typ signal. The rd_count is a 10-bit up
 288 counter and generates RA_x . While progressing through the count values, when the rd_count value
 289 equals the output of M_1 , a reset pulse is generated by the comparator, and rd_count goes to the
 290 initial state to start another cycle.

291

292

Fig. 6. Scheme for generation of number of rows (D)

293

294 **Fig. 7** Arrangement showing the generation of (a) $ICOUNT < (C-I_x)$ and $ICOUNT \geq (C-I_x)$
 295 (b) $JCOUNT < (D-J_y)$ and $JCOUNT \geq (D-J_y)$

296

297 **Table 5** Definition of I_x and J_y for all streams and BW

298

299 Figures 9 and 10 show the rest of the circuit details required to generate WA_x with BPSK/QPSK,
 300 16-QAM, and 64-QAM modulation schemes. In these figures, the adders (A_1 , A_2 , and A_3)
 301 receive two inputs; one from the row-count part (purple colored) and the other from the column-
 302 count part (blue colored) of the circuit. In Fig. 9, the $JCOUNT + J_y$ signal is generated by an
 303 adder (A_4), whereas the two subtractors (S_1 and S_2) generate the signal $JCOUNT - (D-J_y)$. Based
 304 on the value of $JCOUNT < (D-J_y)$ signal, the multiplexer (M_2) routes one of these signals to the
 305 input of the A_1 . Similar hardware structures can be found to generate signals like $ICOUNT + I_x$,
 306 $ICOUNT + I_x + 1$, $ICOUNT - (C - I_x)$, etc., in the column-count part. The column-count part's
 307 output gets multiplied with D in the multiplier (ML_1) to generate the second input of A_1 . In Fig.
 308 10, the circuit details for generating signals like $ICOUNT + I_x$, $ICOUNT - (C - I_x)$, $JCOUNT +$
 309 J_y , $JCOUNT - (D-J_y)$, etc., are not shown to avoid repetition and clumsiness. The condition for
 310 the generation of select inputs ($II4$, $JJ4$, $II6$, and $JJ6$) for the multiplexers of Fig. 10, are
 311 described and encoded in Table 6(a) and (b).

312

313 **Fig. 8.** Circuit for the generation of read address (RA_x)

314

315 **Fig. 9.** Circuit diagram for the generation of interleaver write addresses with $N_{cbpsc} = 1$ or 2

316

317 **Fig. 10.** Circuit diagram for the generation of interleaver write addresses with (a) $N_{cbpsc} = 4$ and

318

(b) $N_{cbpsc} = 6$

319

320 **Table 6(a)** Encryption of signals $II4$ and $JJ4$

321

322 **Table 6(b)** Encryption of signals $II6$ and $JJ6$

323 5 Simulation Results

324 The digital hardware of the MIMO WLAN interleaver is translated into a VHDL program using
325 Xilinx ISE 12.1. The proposed design of the interleaver is simulated, and the functionality
326 verification is done using ModelSim XE-III. The address generation circuitry of the interleaver is
327 tested for all BWs, spatial streams, and modulation schemes, out of which two results (for $BW =$
328 $0, N_{bpscs} = 00$ and $BW = 1, N_{bpscs} = 11$) are presented in Fig. 11(a)-(b). The last four signals
329 (int_add_1 to int_add_4) of Fig. 11(a) and (b) show the sequence of write addresses generated in
330 synchronization with a clock signal (clk) for all the four spatial streams of the interleaver ($I_{ss1} -$
331 I_{ss4}). The write address sequence generated by the proposed interleaver for spatial stream 1 (i.e.,
332 int_add_1) is 0, 4, 8, 12, ... Similarly, the address sequence for spatial stream 2 (i.e., int_add_2)
333 is 26, 30, 34, and so on. The last address sequence (i.e., int_add_4) of Fig. 11(a) tallies with the
334 address sequences shown in Table 1(a). Automatic address verification has also been carried out
335 between the addresses generated by our proposed algorithm and the addresses obtained through
336 steps B₁-B₃ of Section 2 involving floor function by running a separate MATLAB program. This
337 verification further endorses the correctness of the proposed algorithm.

338

339 **Fig. 11.** Write addresses (WA_x) for (a) $BW=0$ (20MHz), $N_{bpscs} = 00$ (BPSK), (b) $BW=1$ (40MHz),

340

$$N_{bpscs} = 11 \text{ (64-QAM)}$$

341 6 FPGA Implementation Results

342 The proposed design of the interleaver is transformed into a VHDL model using Xilinx ISE 12.1
343 and is implemented on Xilinx Spartan-6 FPGA. Despite our exhaustive literature survey, any
344 similar implementation on the FPGA platform has not been noticed. As a result, the conventional
345 LUT-based approach has been implemented on the same FPGA platform utilizing Block RAM
346 (BRAM) to house the address LUTs. Four dual port BRAM memory blocks are used to
347 implement the interleaver memory in both designs. Comparative analysis of the two
348 implementations in terms of device utilization is made in Table 7. The betterment of the
349 proposed technique can be quantified in terms of embedded memory utilization (88.9% memory
350 block saving) and operating speed (37.8% speed improvement). The use of DSP blocks as
351 multiplier improves the performance of the circuit by reducing delay. The circuit works at a

352 maximum clock frequency (f) of 208.7MHz with 28.62mW of total power consumption, which
353 includes static and dynamic power. The use of FPGA's embedded DSP blocks (DSP48A1s) as a
354 multiplier and embedded dual-port memory (BRAM) helps to reduce the memory access time
355 and, in turn, improves the throughput of the system. Resource efficiency and compact design are
356 the key contributors to reducing the power consumption of the interleaver. In addition, Spartan 6
357 FPGA itself is known for better power efficiency, increased productivity, and higher
358 performance implementation platform.

359

360 *Table 7 Device Utilization Summary*

361

362 The hardware testing of the address generator for the MIMO WLAN interleaver has been
363 performed using VIO and ILA. VIO and ILA are the customizable cores that facilitate both
364 monitoring and driving internal FPGA signals in real-time. Fig. 12 shows the block level design
365 of the test environment using VIO and ILA wherein the proposed address generator block
366 (WLAN_MIMO_NEW_0) is placed in the middle of the VIO (left side) and ILA (right side)
367 blocks. The VIO injects user-defined RESET, BW, and NBPSCS signals. The outputs generated
368 by the address generator (INT_ADD_1, 2, 3, and 4) are fed to the ILA and VIO for verification.
369 An external clock (clk) signal drives all the modules synchronously.

370

371

372 *Fig. 12. Test arrangement of the address generator using VIO and ILA*

373

374 The throughputs of the proposed interleaver for all four modulation schemes are computed using
375 Eq. 5 and presented in Table 8.

$$376 \quad T_p = f \times N_{bpscs} \times i_{ss} \quad (5)$$

377

378 *Table 8 Throughput comparison with IEEE 802.11n*

379

380 The last column of Table 8 justifies our high throughput claim of the proposed interleaver. This
381 provides the opportunity to implement the proposed design in relatively slower and lower-cost
382 FPGAs as well, thereby providing a cost-effective solution.

383 Besides, a comparison with few works has been made based on the equivalence drawn between
384 FPGA and ASIC implementations in [21]. The comparative study of the proposed
385 implementation regarding key FPGA parameters shows betterment over other similar recent
386 works and is presented in Table 9 and Fig. 13. The proposed circuit shows betterment over [7],
387 [15], [16], and LUT-based technique in terms of maximum operating frequency. In terms of
388 power consumption, our implementation is found to be the most efficient among the designs
389 presented in [7], [15], and [16] of Fig. 13. As direct implementation of floor function is not
390 possible, improvement in terms of memory block used (BRAM) and clock frequency over the
391 LUT-based technique may be considered as the performance improvement of our novel
392 algorithm due to the elimination of floor function from the interleaver address generator
393 circuitry.

394

395 *Table 9 Comparative study with similar works*

396

397 *Fig. 13 Performance comparison with [15], [7], [16], and LUT-based work*

398

399 Massive MIMO system, a key technology being deployed in the 5G system, employs an array of
400 a large number of transmitting antennas at the base station to achieve high throughput has been
401 investigated to compare our FPGA implementation results. Tan et al. [24] have demonstrated
402 CMOS implementation of the message-passing detector (MPD) designed for a 256-QAM
403 massive MIMO system supporting 32 concurrent mobile users in each time-frequency resource
404 with 2.76 Gbps throughput. As far as throughput is concerned, our proposed interleaver on the
405 FPGA platform shows a competitive result with that of [24].

406 **7 Conclusions**

407 This work demonstrates the design and implementation of novel interleaver hardware on the
408 FPGA platform to be used in OFDM-based MIMO WLAN applications. A new algorithm has
409 been proposed for the address generator of the interleaver eliminating the requirement of floor
410 function, and is supported by the mathematical formulation with general validity. The algorithm
411 is transformed into the digital circuit and is modeled using VHDL software. Simulation results

412 and hardware testing verify the functionality of the proposed algorithm. Hardware
413 implementation of the VHDL model using Xilinx ISE is done and is tested on Xilinx Spartan 6
414 FPGA. Efficient design and use of FPGA's embedded resources during implementation enables
415 betterment over a few recent similar works and conventional design in terms of multiple FPGA
416 parameters and the interleaver throughput.

417 References

- 418 [1] Yang H. 'A road to future broadband wireless access: MIMO-OFDM-based air
419 interface', IEEE Communication Magazine, 2005, vol. **43** (1), pp. 53-60.
- 420 [2] Bolcskei H., 'MIMO-OFDM wireless systems: basics, perspectives and challenges,' IEEE
421 Wireless Communication, 2006, vol. **13** (4), pp. 31–37.
- 422 [3] Hwang T., Yang C., Wu G., *et al.* 'OFDM and its wireless applications: a survey', IEEE
423 Transaction on Vehicular Technology, 2009, vol. **58** (4), pp. 1673-1694.
- 424 [4] Paul T. K. & Ogunfunmi T., 'Wireless LAN comes of age: understanding the IEEE 802.11n
425 amendment' IEEE Circuit and System Magazine, 2008, vol. **8** (1), pp. 28-54.
- 426 [5] Niu H., Ouyang X., Ngo C., 'Interleaver design for MIMO OFDM based wireless LAN',
427 Proc. IEEE Wireless Communication and Networking Conference, vol. **4**, Las Vegas, USA,
428 2006, pp. 1825-1829.
- 429 [6] IEEE 802.11n-2009: 'Wireless LAN Medium Access Control (MAC) and Physical Layer
430 (PHY) specifications: enhancements for higher throughput,' The IEEE Standards
431 Association, New York, NY, USA, 2009.
- 432 [7] Asghar R. and Liu D., 'Low complexity hardware interleaver for MIMO-OFDM based
433 wireless LAN,' Proc. Int. IEEE Symp. on Circuits and Systems (ISCAS), Taipei, 2009,
434 pp.1747-1750.
- 435 [8] Upadhyaya B. K., and Sanyal S. K., 'Efficient FPGA implementation of address generator
436 for WiMAX de-interleaver,' IEEE Transaction on Circuits and Systems – II : Express Briefs,
437 2013, vol. **60**(8), pp. 492-496.
- 438 [9] Eickhoff R., Tittelbach-Helmrich K., Wickert M., *et al.* 'Physical layer amendments for
439 MIMO features in 802.11a', Proc. of Conf. Future Network & Mobile Summit, 2011, pp.1-
440 8.
- 441 [10] Setiawan H., Nagao Y., Kurosaki M., *et al.* 'IEEE 802.11n Physical Layer Implementation
442 on Field Programmable Gate Array', TELKOMNIKA Indonesian Journal of Electrical
443 Engineering, 2011, vol. **10** (1), pp.67-74.
- 444 [11] Srinandhini K., and Vaithianathan V., "FPGA Implementation of MIMO-OFDM
445 Transceiver" International Conference on Communication and Signal Processing, India,
446 2014, pp. 353-357.
- 447 [12] Perels D., Haene S., Luethi P., *et al.* 'ASIC implementation of a MIMO-OFDM transceiver
448 for 192 mbps WLANs' Proc. of ESSCIRC, France, 2005, pp. 215-218.

- 449 [13] Tran T.H., Nagao Y., Kurosaki M, *et al.* 'ASIC implement of 600 Mbps IEEE 802.11n 4×4
450 MIMO wireless LAN system', *14th IEEE Int. Conf. on Advan. Commu. Tech.*
451 *(ICACT)* Pyeongchang, Korea, 2012, pp. 360–363.
- 452 [14] Babu G. S., Gopalakrishnan L., "Reconfigurable address generator for multi-standard
453 interleaver", *Microprocessors and Microsystems*, 2019, vol. **65**, pp. 47-56.
- 454 [15] Zhang Z.-D., Wu B., Zhu Y.-X., *et al.* 'Design and implementation of a multi-mode
455 interleaver/deinterleaver for MIMO OFDM systems,' *Proc. of the 8th IEEE Int. Conf. on*
456 *ASIC (ASICON' 09)*, Changsha, China, 2009, pp.513–516.
- 457 [16] Zhang Z., Wu B., Zhou Y. *et al.* 'Low-Complexity Hardware Interleaver / Deinterleaver for
458 IEEE 802.11a/g/n WLAN' *VLSI Design*, Hindwai Publisher, 2012, pp. 1-7.
- 459 [17] Kim M., Kim J., "An Implementation of MIMO PHY Modulator for IEEE 802.11n WLAN
460 System", *IDEC Journal of Integrated Circuits and Systems*, 2017, vol. **3**, (1).
- 461 [18] Xilinx, 'Spartan-6 Data sheet', 30 January 2015. [[Online](https://www.xilinx.com/support/documentation/data_sheets/ds162.pdf)]. Available:
462 https://www.xilinx.com/support/documentation/data_sheets/ds162.pdf. [Accessed 10 January
463 2018].
- 464 [19] Xilinx, '*Spartan-6 FPGA Block RAM resources user guide*', 8 July 2011. [[Online](https://www.xilinx.com/support/documentation/user_guides/ug383.pdf)]. Available:
465 https://www.xilinx.com/support/documentation/user_guides/ug383.pdf. [Accessed 12
466 January 2018].
- 467 [20] Xilinx, 'Spartan-6 FPGA DSP48A1 Slice user guide', 24 June 2009. [[Online](https://www.xilinx.com/support/documentation/user_guides/ug389.pdf)]. Available:
468 https://www.xilinx.com/support/documentation/user_guides/ug389.pdf. [Accessed 12
469 January 2018].
- 470 [21] Kuon I. and Rose J., 'Measuring the gap between FPGAs and ASICs,' *Proc. Int. Symposium*
471 *on Field Programmable Gate Arrays*, California, USA, 2006, pp. 21–30.
- 472 [22] Asghar R. and Liu D., '2D realization of WiMAX channel interleaver for efficient hardware
473 implementation,' *Proc. of World Academic Science Engineering Technolgy*, Hong Kong,
474 2009, vol. **51**, pp. 25–29.
- 475 [23] Upadhyaya B. K., and Sanyal S. K., "An improved LUT based reconfigurable multimode
476 interleaver for WLAN application," *Int. J. of Recent Trends in Engg. and Tech., ACEEE*,
477 2011, vol. **6** (2), pp.183-188.
- 478 [24] Tang W., Chen C. H., and Zhang Z., "A 0.58mm² 2.76Gb/s 79.8pJ/b 256-QAM massive
479 MIMO message-passing detector," *Proc. in IEEE Symp. VLSI Circuits*, Jun. 2016, pp. 1–2.

Table 1 (on next page)

Part of interleaver write addresses

Table 1(a) *Part of interleaver write addresses with $N_{bpscs} = 1$, $N = 52$, $i_{ss}=4$, $BW = 20\text{MHz}$*

Table 1(b) *Part of interleaver write addresses with $N_{bpscs} = 4$, $N = 208$, $i_{ss}=2$, $BW = 20\text{MHz}$*

Table 1(c) *Part of interleaver write addresses with $N_{bpscs} = 6$, $N = 312$, $i_{ss}=3$, $BW = 20\text{MHz}$*

1
2
3**Table 1(a)** Part of interleaver write addresses with $N_{bpscs} = 1$, $N = 52$, $i_{ss}=4$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)								
	0	1	2	...	9	10	11	12	
0	13	17	21	...	49	1	5	9	
1	14	18	22	...	50	2	6	10	
2	15	19	27	...	51	3	7	11	
3	16	20	28	...	0	4	8	12	

4
5
6
7**Table 1(b)** Part of interleaver write addresses with $N_{bpscs} = 4$, $N = 208$, $i_{ss}=2$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)								
	0	1	2	...	6	7	8	...	12
0	104	121	136	...	200	9	24	...	88
1	105	120	137	...	201	8	25	...	89
2	106	123	138	...	202	11	26	...	90
...
7	111	126	143	...	207	14	31	...	95
8	112	129	144	...	0	17	32	...	96
9	113	128	145	...	1	16	33	...	97
10	114	131	146	...	2	19	34	...	98
...
15	119	134	151	...	7	22	39	...	103

8
9
10
11**Table 1(c)** Part of interleaver write addresses with $N_{bpscs} = 6$, $N = 312$, $i_{ss}=3$, $BW = 20\text{MHz}$

Row no(j)	Column no(i)								
	0	1	2	3	4	5	6	...	12
0	234	260	283	306	20	43	66	...	210
1	235	258	284	307	18	44	67	...	211
2	236	259	282	308	19	42	68	...	212
...
5	239	262	285	311	22	45	71	...	215
6	240	266	289	0	26	49	72	...	216
7	241	264	290	1	24	50	73	...	217
8	242	265	288	2	25	48	74	...	218
...
23	257	280	303	17	40	63	89	...	233

12

Table 2 (on next page)

Proposed algorithm

Table 2(a) Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} and BW

Table 2(b) Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} and BW

Table 2(c) Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} and BW

1
2
3**Table 2(a)** Proposed algorithm for $N_{bpscs} = 1$ or 2 (BPSK / QPSK) with all N , i_{ss} and BW

Column no. (i) →	0	1	2	3	...	C-4	C-3	C-2	C-1	
∇ Row no. (j)	$i < (C-1)$						$i \geq (C-1)$			
0	$j < (D-J)$	$D^{*(i+1)+(j+J)}$...	$D^{*i-(C-1)+(j+J)}$				
1										
2										
3										
...	$i < (C-1)$						$i \geq (C-1)$			
D-4	$j \geq (D-J)$	$D^{*(i+1)+\{j-(D-J)\}}$...	$D^{*i-(C-1)+\{j-(D-J)\}}$				
D-3										
D-2										
D-1										

4
5
6
7**Table 2(b)** Proposed algorithm for $N_{bpscs} = 4$ (16-QAM) with all N , i_{ss} and BW

Column no. (i) →	0	1	2	3	...	C-4	C-3	C-2	C-1
∇ Row no. (j)	$\{i < (C-1)\}$ &(i % 2=0)		$\{i < (C-1)\}$ &(i % 2=1)			$i \geq (C-1)$ &(i % 2=0)		$i \geq (C-1)$ &(i % 2=1)	
0	$\{j < (D-J)\}$ &(j % 2=0)	$D^{*(i+1)+(j+J)}$...		$D^{*i-(C-1)+(j+J)}$		$D^{*i-(C-1)+(j+J+1)}$	
1		$D^{*(i+1)+(j+J+1)}$				$D^{*i-(C-1)+(j+J+1)}$			
2		$D^{*(i+1)+(j+J)}$				$D^{*i-(C-1)+(j+J)}$			
3		$D^{*(i+1)+(j+J-1)}$				$D^{*i-(C-1)+(j+J-1)}$			
...	$i < (C-1)$ &(i % 2=0)		$i < (C-1)$ &(i % 2=1)			$i \geq (C-1)$ &(i % 2=0)		$i \geq (C-1)$ &(i % 2=1)	
D-4	$\{j \geq (D-J)\}$ &(j % 2=0)	$D^{*(i+1)+\{j-(D-J)\}}$...		$D^{*i-(C-1)+\{j-(D-J)\}}$		$D^{*i-(C-1)+\{j-(D-J-1)\}}$	
D-3		$D^{*(i+1)+\{j-(D-J-1)\}}$				$D^{*i-(C-1)+\{j-(D-J-1)\}}$			
D-2		$D^{*(i+1)+\{j-(D-J)\}}$				$D^{*i-(C-1)+\{j-(D-J)\}}$			
D-1		$D^{*(i+1)+\{j-(D-J+1)\}}$				$D^{*i-(C-1)+\{j-(D-J+1)\}}$			

8
9
10
11**Table 2(c)** Proposed algorithm for $N_{bpscs} = 6$ (64-QAM) with all N , i_{ss} and BW

Column no. (i) →	0	1	2	3	...	C-4	C-3	C-2	C-1						
∇ Row no. (j)	$\{i < (C-1)\}$ &(i % 3=0)		$\{i < (C-1)\}$ &(i % 3=1)		$\{i < (C-1)\}$ &(i % 3=2)			$i \geq (C-1)$ &(i % 3=0)		$i \geq (C-1)$ &(i % 3=1)		$i \geq (C-1)$ &(i % 3=2)			
0	$\{j < (D-J)\}$ &(j % 3=0)	$D^{*(i+1)+(j+J)}$		$D^{*(i+1)+(j+J+2)}$		$D^{*(i+1)+(j+J+1)}$...		$D^{*i-(C-1)+(j+J)}$		$D^{*i-(C-1)+(j+J+2)}$		$D^{*i-(C-1)+(j+J+1)}$	
1		$D^{*(i+1)+(j+J)}$		$D^{*(i+1)+(j+J-1)}$		$D^{*(i+1)+(j+J+1)}$				$D^{*i-(C-1)+(j+J)}$		$D^{*i-(C-1)+(j+J-1)}$		$D^{*i-(C-1)+(j+J+1)}$	
2		$D^{*(i+1)+(j+J)}$		$D^{*(i+1)+(j+J)}$		$D^{*(i+1)+(j+J+1)}$				$D^{*i-(C-1)+(j+J)}$		$D^{*i-(C-1)+(j+J+1)}$		$D^{*i-(C-1)+(j+J+1)}$	
3		$D^{*(i+1)+(j+J)}$		$D^{*(i+1)+(j+J-1)}$		$D^{*(i+1)+(j+J-2)}$				$D^{*i-(C-1)+(j+J)}$		$D^{*i-(C-1)+(j+J-1)}$		$D^{*i-(C-1)+(j+J-2)}$	
...	$i < (C-1)$ &(i % 3=0)		$i < (C-1)$ &(i % 3=1)		$i < (C-1)$ &(i % 3=2)			$i \geq (C-1)$ &(i % 3=0)		$i \geq (C-1)$ &(i % 3=1)		$i \geq (C-1)$ &(i % 3=2)			
D-4	$\{j \geq (D-J)\}$ &(j % 3=0)	$D^{*(i+1)+\{j-(D-J)\}}$		$D^{*(i+1)+\{j-(D-J-2)\}}$		$D^{*(i+1)+\{j-(D-J-1)\}}$...		$D^{*i-(C-1)+\{j-(D-J)\}}$		$D^{*i-(C-1)+\{j-(D-J-2)\}}$		$D^{*i-(C-1)+\{j-(D-J-1)\}}$	
D-3		$D^{*(i+1)+\{j-(D-J)\}}$		$D^{*(i+1)+\{j-(D-J+1)\}}$		$D^{*(i+1)+\{j-(D-J-1)\}}$				$D^{*i-(C-1)+\{j-(D-J)\}}$		$D^{*i-(C-1)+\{j-(D-J+1)\}}$		$D^{*i-(C-1)+\{j-(D-J-1)\}}$	
D-2		$D^{*(i+1)+\{j-(D-J)\}}$		$D^{*(i+1)+\{j-(D-J)\}}$		$D^{*(i+1)+\{j-(D-J+1)\}}$				$D^{*i-(C-1)+\{j-(D-J)\}}$		$D^{*i-(C-1)+\{j-(D-J+1)\}}$		$D^{*i-(C-1)+\{j-(D-J-1)\}}$	
D-1		$D^{*(i+1)+\{j-(D-J)\}}$		$D^{*(i+1)+\{j-(D-J+1)\}}$		$D^{*(i+1)+\{j-(D-J+2)\}}$				$D^{*i-(C-1)+\{j-(D-J)\}}$		$D^{*i-(C-1)+\{j-(D-J+1)\}}$		$D^{*i-(C-1)+\{j-(D-J+2)\}}$	



12
13

Table 3 (on next page)

Values of J_{rot} for all modulation schemes, spatial streams and BWs

1

Table 3 Values of J_{rot} for all modulation schemes, spatial streams and BWs

Modulation Scheme (N_{cbpsc})	BW=20MHz				BW=40MHz			
	$I_{ss}=1$	$I_{ss}=2$	$I_{ss}=3$	$I_{ss}=4$	$I_{ss}=1$	$I_{ss}=2$	$I_{ss}=3$	$I_{ss}=4$
BPSK ($N_{cbpsc} = 1$)	0	26	13	39	0	58	29	87
QPSK ($N_{cbpsc} = 2$)	0	52	26	78	0	116	58	174
16-QAM ($N_{cbpsc} = 4$)	0	104	52	156	0	232	116	348
64-QAM ($N_{cbpsc} = 6$)	0	156	78	234	0	348	174	522

2

3

Table 4 (on next page)

Encoding of BW

Table 4(a) *Encoding of BW* **Table 4(b)** *Encoding of N_{cbpsc}*

1
2
3**Table 4(a)** Encoding of BW

Bandwidth (BW)	Encoded bit
20MHz	0
40MHz	1

4
5
6**Table 4(b)** Encoding of N_{cbpsc}

Modulation Scheme (N_{cbpsc})	Encoded bits
BPSK ($N_{cbpsc} = 1$)	00
QPSK ($N_{cbpsc} = 2$)	01
16-QAM ($N_{cbpsc} = 4$)	10
64-QAM ($N_{cbpsc} = 6$)	11

7

Table 5 (on next page)

Definition of I_x and J_y for all streams and BW

1

Table 5 Definition of I_x and J_y for all streams and BW

<i>Stream</i>	<i>BW=20MHz, C=13</i>	<i>BW=40MHz, C=18</i>
I_{ss1}	$I_1=0, J_1=0$	$I_1=0, J_1=0$
I_{ss2}	$I_2=6, J_2=NBPSC*2$	$I_2=8, J_2=NBPSC*2$
I_{ss3}	$I_3=9, J_3=NBPSC*3$	$I_3=13, J_3=NBPSC$
I_{ss4}	$I_4=3, J_4=NBPSC$	$I_4=3, J_4=NBPSC*3$

2

Table 6 (on next page)

Encryption of signals

Table 6(a) Encryption of signals II4 and JJ4 **Table 6(b)** Encryption of signals II6 and JJ6

1

Table 6(a) Encryption of signals *II4* and *JJ4*

Condition	<i>II4</i>	Condition	<i>JJ4</i>
$ICOUNT < (C-I_x)$ and $iXMOD = 0$	00	$JCOUNT < (D-J_y)$ and $jXMOD = 0$	00
$ICOUNT < (C-I_x)$ and $iXMOD = 1$	01	$JCOUNT < (D-J_y)$ and $jXMOD = 1$	01
$ICOUNT \geq (C-I_x)$ and $iXMOD = 0$	10	$JCOUNT \geq (D-J_y)$ and $jXMOD = 0$	10
$ICOUNT \geq (C-I_x)$ and $iXMOD = 1$	11	$JCOUNT \geq (D-J_y)$ and $jXMOD = 1$	11

2

3

Table 6(b) Encryption of signals *II6* and *JJ6*

Condition	<i>II6</i>	Condition	<i>JJ6</i>
$ICOUNT < (C-I_x)$ and $iXMOD=0$	000	$JCOUNT < (D-J_y)$ and $jXMOD=0$	000
$ICOUNT < (C-I_x)$ and $iXMOD=1$	001	$JCOUNT < (D-J_y)$ and $jXMOD=1$	001
$ICOUNT < (C-I_x)$ and $iXMOD=2$	010	$JCOUNT < (D-J_y)$ and $jXMOD=2$	010
$ICOUNT \geq (C-I_x)$ and $iXMOD=0$	011	$JCOUNT \geq (D-J_y)$ and $jXMOD=0$	011
$ICOUNT \geq (C-I_x)$ and $iXMOD=1$	100	$JCOUNT \geq (D-J_y)$ and $jXMOD=1$	100
$ICOUNT \geq (C-I_x)$ and $iXMOD=2$	101	$JCOUNT \geq (D-J_y)$ and $jXMOD=2$	101

4

Table 7 (on next page)

Device Utilization Summary

1
2**Table 7** Device Utilization Summary

FPGA Resources	This work		LUT Based technique	
	Utilization in Number	Utilization in %	Utilization in Number	Utilization in %
Number of Slices Registers	30 out of 30064	0.10	35 out of 30064	0.12
Number of Slices LUTs	864 out of 15032	5.75	201 out of 15032	1.34
Number of BRAMs	4 out of 52	7.69	36 out of 52	69.23
Number of DSP48A1s	4 out of 38	10.53	0 out of 38	0 %
Number of BUFG/BUFGCTRLs	2 out of 16	12.50	2 out of 16	12.50

3
4

Table 8 (on next page)

Throughput comparison with IEEE 802.11n

1

Table 8: Throughput comparison with IEEE 802.11n

Maximum throughput requirement of IEEE 802.11n	This work		
	Modulation Scheme	Maximum throughput	Improvement over IEEE 802.11n
600 Mbps	BPSK	834.8 Mbps	1.39 times
	QPSK	1669.6 Mbps	2.78 times
	16-QAM	3339.2 Mbps	5.57 times
	64-QAM	5008.8 Mbps	8.35 times

2

Table 9 (on next page)

Comparative study with similar works

1
2**Table 9** Comparative study with similar works

FPGA Parameters	This work	[15]	[7]	[16]	LUT Based
Maximum clock frequency, f	208.7 MHz	109.38MHz	70.31MHz	125MHz	151.45MHz
Power consumption, P	28.62mW	111.24mW	48mW	Not available	28.62mW

3

Figure 1

Block diagram of steps involved in interleaving process for MIMO WLAN




Figure 2

Top level view of complete interleaver




Figure 3

Internal structure of memory block




Figure 4

Multiplexing scheme showing write address generation for one spatial stream




Figure 5

Scheme showing generation of (a) row count and (b) column count




Figure 6

Scheme for generation of number of rows (D)




Figure 7

Arrangement showing generation of (a) $ICOUNT < (C-I_x)$ and $ICOUNT \geq (C-I_x)$ (b) $JCOUNT < (D-J_y)$ and $JCOUNT \geq (D-J_y)$




Figure 8

Circuit for generation of read address (RA_x)




Figure 9

Circuit diagram for generation of interleaver write addresses with $N_{cbpsc} = 1$ or 2




Figure 10

Circuit diagram for generation of interleaver write addresses with (a) $N_{cbpsc} = 4$ and (b)

$N_{cbpsc} = 6$






Figure 11

Write addresses (WA_x) for (a) $BW=0$ (20MHz), $N_{bpscs} = 00$ (BPSK), (b) $BW=1$ (40MHz), $N_{bpscs} = 11$ (64-QAM)



(a)



(b)

Figure 12

Test arrangement of the address generator using VIO and ILA




Figure 13

Performance comparison

