

Today's computing challenges: opportunities for computer hardware design

Woorham Bae Corresp. 1, 2

¹ Circuits Department, Ayar Labs, Santa Clara, CA, United States

² Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Berkeley, CA, United States

Corresponding Author: Woorham Bae
Email address: wrbae@eecs.berkeley.edu

Due to explosive increase of digital data creation, demand on advancement of computing capability is ever increasing. However, the legacy approaches that we have used for continuous improvement of three elements of computer (process, memory, and interconnect) have started facing limit, and therefore they are not as effective as they used to be and are also expected to reach the end in the near future. Evidently, it is a big challenge for computer hardware industry. However, at the same time it also provides great opportunities to hardware design industry to develop novel technologies and to take leadership away from incumbents. This paper reviews the technical challenges that today's computing systems are facing and introduces potential directions for continuous advancement of computing capability, and discusses where computer hardware designers find good opportunities to contribute.

1 Today's computing challenges: Opportunities for 2 Computer hardware design

3

4

5 Woorham Bae^{1,2}

6

7 ¹ Ayar Labs, Santa Clara, CA, USA8 ² Department of Electrical Engineering and Computer Sciences, University of California at

9 Berkeley, Berkeley, CA, USA

10

11 Corresponding Author:

12 Woorham Bae

13 Olcott Street, Santa Clara, CA, 95054, USA

14 Email address: wrbae@eecs.berkeley.edu

15

16 Abstract

17 Due to explosive increase of digital data creation, demand on advancement of computing
18 capability is ever increasing. However, the legacy approaches that we have used for continuous
19 improvement of three elements of computer (process, memory, and interconnect) have started
20 facing limit, and therefore they are not as effective as they used to be and are also expected to
21 reach the end in the near future. Evidently, it is a big challenge for computer hardware industry.
22 However, at the same time it also provides great opportunities to hardware design industry to
23 develop novel technologies and to take leadership away from incumbents. This paper reviews the
24 technical challenges that today's computing systems are facing and introduces potential
25 directions for continuous advancement of computing capability, and discusses where computer
26 hardware designers find good opportunities to contribute.

27

28

29 I. Introduction

30 These days, the world has been evolving very fast in various areas. The focus of technology
31 development has been also switching to realize better human experience, convenience, and
32 happiness, rather than old focuses such as mass production, automation, or cost reduction. Such
33 rapid changes severely impact on the silicon industry, which has been responsible for the
34 computing capability of the planet for several decades. The impact can be either positive or
35 negative; it can provide more opportunities but also introduce many challenges at the same time.
36 In fact, the opportunities are all about data [1], [2]. That is mainly because the world needs more
37 electronics to handle the data. As mentioned above, the world is pushing to realize whole bunch
38 of things (such as smart city, security, autonomous vehicle...), for better human experience,
39 convenience, and happiness. In order to do that, we need to create, replicate, and process all the

40 data. Accordingly, all the surveys predict that the amount of digital data will increase
41 exponentially in the next 10 years. For example, Figure 1 shows Cisco's two reports on the
42 amount of data creation in the world, which were released in 2017 and 2019 [3], [4]. Both reports
43 predict that the amount of data will grow exponentially, but the 2019 report tells that the data has
44 been created more than that expected 2 years before, and it will increase more rapidly.
45 The world is driven by data. And the electronics is responsible to handle those data, which means
46 that we need to create more and more electronics devices. Cisco predicts that the number of
47 electronic devices will increase by almost twice in five years. Nvidia gives a bit more aggressive
48 prediction, such that the number of total connected devices will increase by 16 times in seven
49 years [5]. No matter how much it is, everybody expects that there will be more needs for
50 electronic devices.

51 On the other hand, the challenges are also all about data. Here are some critical concerns one can
52 raise in the age of such exploding data. How do we process such amount of data? Where should
53 we store the data? How do we communicate with the data? And, what happens if we keep the
54 same energy efficiency while the amount of data is exploding? Going back to the Figure 1,
55 where the Cisco's projection is shown, the amount of digital data is going to explode. If so, what
56 happens we keep the same energy efficiency for processing, storing, and communicating? Then
57 the energy consumption will increase at the same rate as the data explosion, which is definitely
58 not affordable. Known that we are already consuming the largest portion of energy in the Earth
59 for handling the data with electronics [6]–[8], definitely such amount of data should not be
60 affordable. From this observation, we would say that the energy efficiency must be improved
61 proportional to the data explosion, at least to keep the same amount of energy consumption.

62 In fact, such explosion of data is not something that started yesterday, even though there might
63 be some difference in degree. Hence, it is worthwhile trying to learn something from the history,
64 how we did handle such exploding data before. Figure 2 shows a simplified computing system,
65 where we can see a logic (processor) IC and a memory IC, and an interconnect link between
66 them. Basically, in order to handle more data, we need higher processing speed, interconnect
67 bandwidth, and memory density. Figure 2 also shows a simple summary of how we managed to
68 enable it. For the processor side, the CMOS (complementary metal-oxide silicon) technology
69 scaling, which is generally represented by Moore's law [9], [10], enables a transistor to be faster
70 and consume even less power [11]–[14]. Once we have a faster transistor, we can raise the clock
71 rate for faster processing. Once after the power scaling of transistor has been retarded due to
72 some physical reasons (i.e. leakage current), people introduced parallelism such as multi-core
73 processing to increase the processing speed without increasing the clock rate [15]. For the
74 memory side, the scaling of device footprint enabled a higher memory density [16]. However,
75 extensive scaling led to many challenges, which were overcome by the memory industry with
76 process innovations such as higher aspect ratio of DRAM, and material innovations like high-k
77 materials [17]–[19]. For the interconnect side, the transistor scaling has been also a key enabler
78 for a higher bandwidth, because a faster transistor makes a circuit faster [20], [21]. However, the
79 electrical channels (wires) which bridge separate ICs cannot be scaled with the silicon

80 technology, as they present in the physical world, not in the digital IC world. That is, an
81 electrical channel has a finite bandwidth so that high-frequency components of transmitted signal
82 attenuate over the channel. As a result, interconnect engineers had to make many innovations in
83 equalization circuits which compensate the channel loss at high frequency, that is to equalize the
84 channel response at low and high frequency [21]–[25]. They also introduced time-interleaving
85 technique, which is something like the parallelism, to achieve very high speed even above the
86 transistor limit [26]–[29].

87 However, these legacy approaches cannot be good solutions for these days and the future. First
88 of all, we are about to lose the almighty scaling. The scaling has not been fully finished yet;
89 however, it has been a while since the power scaling started being retarded as discussed earlier.
90 As a result, increasing the clock frequency is no longer available because we do not want to burn
91 the chip out. The parallelism was introduced to overcome such challenge, but it has also hit the
92 limit because of the same heat dissipation issue. Only a fraction of the multi-cores can be turned
93 on at the same time, which is called “dark silicon” [14], [30].

94 The similar issue happened to the memory, that is, the scaling has been retarded which limits the
95 increase in the memory density. The scaling also introduced many non-idealities so that there are
96 many higher-level assistances which burden memory module and increase the latency of the
97 memory. For the interconnect side, the channel loss becomes very significant as the required
98 interconnect bandwidth increases, so the equalization circuitry consumes too much power. And it
99 will be more tough as the scaling is ending because we can no longer take advantage of faster
100 transistors. To summarize this section, the legacy solutions for handling data explosion will not
101 be as effective as they used to be for the today’s and future computer. From the following
102 section, we will discuss on the possible solutions that enable the continuous advance in
103 computing capability for the next ten years.

104 The remainder of this paper is organized as follows. Section II presents potential solutions for
105 addressing the challenges of the logic and opportunities for the computer hardware design
106 industry and engineers. Section III describes the recent innovations from the memory industry
107 and discusses the future direction. In addition, the opportunities for design engineers from the
108 revolution of the memory devices will be discussed. Section IV discusses the recent trend of the
109 interconnect technology and potential solutions to resolve the challenges that the interconnect
110 technology is facing. Finally, conclusions are provided in Section V.

111

112

113 **Survey Methodology**

114 This review was conducted in Sept.–Oct. 2020. Three different approaches were used to collect
115 research articles:

116 1. Searching Google scholar and IEEE Xplore with various keywords such as Moore’s law,
117 CMOS scaling, high-bandwidth memory, V-NAND, crosspoint memory, transceiver, PAM-4,
118 and silicon photonics.

119 2. Starting from an initial pool of articles and then move back and forth between their citations
120 and references.

121 3. Selecting articles based on their impact and credibility; Prioritizing articles with high citations
122 or from top conferences and journals of the fields, such as JSSC, TCAS, TCAD, TED, AELM,
123 ISSCC, VLSI, IEDM.

124

125

126 **II. Logic (System Semiconductor)**

127 **A. Efficient computing with specialized IC**

128 In this section, the technology directions for silicon logic to maximize the opportunity for the
129 hardware design is discussed. While dealing with technology development of computation logic,
130 it is inevitable to discuss the scaling limit of semiconductor process technology, the end of
131 Moore's law. In fact, since 2014, there have been at least one of plenary talks at *International*
132 *Solid-State Circuits Conference (ISSCC)* that discuss on preparing the end of the Moore's law.
133 So, let us take a quick look at where the scaling limit comes from. In his talk at ISSCC2015 [2],
134 the president of Samsung Electronics told that the physical limit of transistor dimension is
135 around 1.5nm, which is given from Heisenberg's uncertainty principle. However, he also told
136 that he expected that the practical limit will be 3nm. After five years, now, the 7nm technology is
137 already widely available in the industry. And the leading foundries such as TSMC and Samsung
138 Electronics are already working on 5nm and 3nm technology development, which means that we
139 are almost there.

140 As a result, recalling the energy discussion in the section I, the appropriate question for this point
141 should be how we can improve the energy efficiency without scaling. We can find some hints
142 from today's mining industry, the cryptocurrency mining, where the computing energy
143 efficiency is directly translated to the money. Recalling 2017, when the cryptocurrency value hit
144 the first peak, the readers may remember that the graphics processing unit (GPU) price became
145 very expensive. It is simply because the GPU is much more efficient than central processing
146 units (CPU), so mining with GPU gave more profit margin. Then, why the GPU is much
147 efficient compared to CPU?

148 It is because it is specialized. CPU is more generic, but the GPU is more specific. That is, there is
149 a computing trade-off between the flexibility and the efficiency. After finding that, people went
150 to field-programmable gate array (FPGA) for cryptocurrency mining for better efficiency, and
151 eventually they end up with designing application-specific integrated circuit (ASIC) just for the
152 mining. Figure 3 shows the survey of various cryptocurrency miners, where we can find an ASIC
153 miner provides 10^4 times better efficiency than a CPU miner. From the observation, we can
154 conclude that such a huge gain comes from the design of specialized ICs. To summarize, making
155 specialized ICs is one of the top promising solution for the efficient computing. In accordance
156 with that, the foundry companies would diversify their process technology instead of scaling it
157 down, for example the Global Foundries 45nm CLO process, which is specialized to silicon
158 photonics [32].

159

160 B. Productivity problem of specialization

161 We found that the specialization would be a potential solution to resolve the energy problem and
162 to retain the continuous advance of computing. However, there are also some downsides of the
163 specialization, so we need to investigate how profit is made in the new age with the
164 specialization. In a simplified model in Figure 4(a), a fabless company shipped 1 million units of
165 a generic chip before, but they are planning to design 10 specialized chips in 10 different
166 processes to meet the better efficiency requirement. At the same time, they are expecting they
167 can ship 2 million chips in total as there will be more demand of electronics. In the model, the
168 company is currently making \$3 million profit. On the right side of Figure 4(a), a linear
169 extrapolation is made to when the company designs 10 specialized chips and total shipping is
170 doubled. Note that all the cost is extrapolated in linearly proportional to the amount of
171 production.

172 However, it is too optimistic projection. Figure 4(b) shows a bit more realistic model. The
173 revenue and production cost are indeed proportional to the amount of shipping. However, does it
174 make sense to extrapolate other expenses? Of course, the answer is no. For example, the amount
175 of manpower cannot be scaled linearly. To design a single complete chip, they need analog
176 engineers, digital engineers, manufacturing engineers and more. Therefore, it makes no sense
177 that only 4 engineers can make a chip which used to be made by 20 engineers, even though there
178 must be some amount of efforts that can be shared among the chip designs. So, the model in
179 Figure 4(b) assumes 10 engineers can design a specialized chip A0. If so, the profit becomes
180 minus. The calculation here is very rough, but at least we can observe a large fraction of design
181 cost is not scaled with the amount of production. The company would raise the price, but
182 customers will not be happy with that. Then, is the specialization a false dream?

183 The most reasonable solution here is to reduce the design time, since such design costs are
184 proportional to the design time, as shown in Figure 4(c). For example, if they can reduce the
185 design time by half, they can reduce the expenses by half, then they can make more profit. As
186 mentioned earlier, they are designing 10 different but similar chips, and there is some amount of
187 sharable efforts. That means, if they maximize the amount, they should be able to reduce the
188 design time considerably.

189

190 C. Reducing design time by reusing design

191 Then what should we try to maximize shareability? Generally speaking, we can say the analog
192 and mixed signal (AMS) circuit design is usually the bottleneck of reducing design time. That is
193 mainly because AMS circuit designs highly rely on human's heuristic knowledge and skills,
194 compared to the digital design. Moreover, the design complexity has been increased as
195 technology scales down, due to the complex design rules and digital-friendly scaling of CMOS
196 technology, which is represented by the number of design rules shown in Figure 5(a), where we
197 can find the design complexity has been increased exponentially as the technology scales down
198 [33]–[35]. Figure 5(b) shows a general design flow of an AMS circuit. Once we decide a circuit

199 topology, we carefully size the transistor dimensions based on some calculations, and run
200 simulation using CAD tools. If the simulation result is not positive, we go back and tweak the
201 sizing. Once we meet the spec with the schematic simulation, we proceed to draw the layout
202 mask, after that we run parasitic extracted (PEX) simulation and check the result again. Based on
203 the result, we have to go back and forward many times until the performance of the circuit is
204 fully optimized. The main issue here is that most of time is spent for drawing layout, and its
205 complexity has been increasing as shown in Figure 5(a). One may ask why we do not try to
206 automate the analog design as we did for the digital design. However, in fact, it is hard to say we
207 can do it for the layout design in the near future because there are only a few ways to do it right,
208 however there are billions of ways to do it wrong. That means, to make the automation tool work
209 correctly, a designer should constrain the tools very precisely [36], [37], so they spend most of
210 the design time constraining the tools, which is not very efficient [38]. That is the main reason
211 why the engineers in this field rarely use such automation tools.

212 In fact, a better way is reusing, because reuse is a bit easier than automation. For example, we
213 can just grab a good designer who knows how to do it correctly and let him/her do the design. At
214 the same time, we enforce him/her to write down every single step he would do to create a
215 correct output into an executable script (often called as a generator). Then the script has the way
216 of doing right of the good designer, so the output should be correct no matter who run the script.
217 However, because transistor shapes are different between process technologies, it is hard to
218 automatically capture a design-rule-compatible shape only with the script, without intervention
219 of designer's heuristic knowledge. Therefore, such script-based approach works well in a single
220 process technology, however it would face many challenges when ported to another technology.
221 To address such portability issue, template-based approaches have been proposed in many works
222 [39]–[44]. Instead of letting a layout script draw a layout from scratch, designers prepare design-
223 rule-aware templates of primitive components. The script assembles the templates by following
224 the way an expert designer pre-defined. It is like a Lego block, when we buy a Lego package,
225 there are many unit blocks (templates) and an assembly manual (script), as shown in Figure 6.
226 Such reuse-based approach is very attractive for the future of specialization, however there are
227 some hurdles that the designers must overcome. In fact, the hurdle is not a matter of development
228 of elegant CAD tools. Here is an example based on the author's engineering experiences. The
229 author has used three different frameworks for helping such reusing process, the Laygo, XBase,
230 and ACG [45]–[47]. They are quite different each other as summarized in Figure 7, for example
231 the Laygo defines the templates more strictly so it more limits the degree of freedom, whereas
232 the ACG has loose template definitions. There are pros and cons; the Laygo reduces the number
233 of ways to do in wrong way for easier portability at the cost of sacrificing the degree of freedom.
234 The ACG allows freedom however it burdens a designer spend more time on writing a portable
235 script. That is, to summarize, there is just a trade-off. Designers should spend more time to make
236 it portable (left side of Figure 7) or they should spend more time to make it as good as custom
237 design (right side of Figure 7). For either way, a good script has to have flexible
238 parameterizations [38]. So, it is not a matter of which tool we would use. Instead, what is more

239 important is whether a designer is willing to use this methodology or not, because analog
240 designers are not generally familiar with such parameterization. In addition, writing a design
241 script requires more skillsets and insights compared to custom designs. As a result, to take full
242 benefit of the reusing, the designers must be patient and be willing to learn something, which is
243 the main hurdle.

244 Once we overcome the hurdle, there will be more opportunities to further improve the
245 productivity. For example, it allows a machine to accomplish the entire design iteration shown in
246 Figure 5(b). Conventionally, it was believed that the design space is too huge to fully automate
247 the optimization, even with schematic-only simulation. However, recent progress in deep
248 learning technology enable handling such huge space, so a machine can handle the schematic
249 optimization [48]. However, as mentioned earlier, the layout automation is almost impossible so
250 the machine must struggle with the layout loop. The script-based layout reuse can bridge the gap:
251 (1) The machine sizes the schematic parameters. (2) The layout script generates a layout from the
252 parameters. (3) The machine runs PEX simulations and checks the results. (4) Based on the
253 results, the machine resizes the parameters and repeats (1) – (3) until the circuit is fully
254 optimized. Many efforts should be preceded to fully realize such AI-based design, but it is
255 evident that there will be tons of opportunities along the way.

256
257

258 **III. Memory and Storage**

259 **A. Memory scaling limit and 3-D integration**

260 In the previous section, we discussed that the specialization and reuse of the design process will
261 be one of the solutions for the challenges that the logic side is facing. In this section, recent
262 progress and future technology for memory will be presented, and then the opportunities for
263 hardware designers to contribute to the technology innovation will be discussed. In fact, in the
264 memory industry, physics and device engineering have played more critical role compared to
265 design engineering. For example, circuit topology of bit-line sense amplifier in memory module
266 has not been changed for decades while the memory devices have been evolving. This trend is
267 likely to continue in the future, however it is expected that the memory industry will need more
268 innovations from design.

269 Let us briefly review the challenges that current memory is facing, which is mainly because of
270 the scaling limit as discussed in the section I. Basically, higher memory density is the top priority
271 which has been enabled by the process scaling. For DRAM, however, lower capacitance due to
272 extensive scaling results in many challenges such as short data retention, poor sensing margin,
273 and interference. As a result, the scaling is no longer as effective as it used to be. Similarly,
274 NAND flash also experiences many non-idealities introduced by the extensive scaling, such as
275 short channel effect, leakage, and interference. Again, the scaling is not useful as it used to be.
276 Recently, however, memory industry has found a very good way rather than pushing the device
277 scaling too hard, they found the solutions from 3D stacking. Figure 8 shows the recent
278 innovations with 3D stacking that have been developed for DRAM and NAND flash, high-

279 bandwidth memory (HBM) and vertical NAND (V-NAND) [50]–[60]. In HBM, multiple DRAM
280 dies are stacked, and they are connected by through silicon vias (TSV). A base logic die can be
281 used to buffer between the DRAM stack and the processing unit (host SoC). The logic die and
282 the processing unit are connected through micro-bumps and silicon interposer. Because the
283 memory stack and the processing unit are not integrated in 3D manner, the HBM is often
284 considered as 2.5D integration. Unique features of the HBM such as low capacitance of TSV,
285 2.5D integration, and high interconnect density of silicon interposer enable high capacity (not
286 always), low power, and high bandwidth compared to legacy DRAM [51]–[53], [61]. On the
287 other hand, in NAND flash, the memory cells themselves are stacked. Interestingly, nowadays it
288 is higher than 100 layers. In fact, these much of innovations on the capacity, as well as
289 advancements on processing units, burden more on the interconnect side for higher bandwidth
290 and lower latency [53], [62], [63]. In other word, it requires more contributions from
291 interconnect design so that it is an opportunity for design engineers. For example, as solid-state
292 drive (SSD) capacity has dramatically increased with the V-NAND, the legacy serial-ATA
293 (SATA) interface is not fast enough to provide enough bandwidth. As a result, recent SSD
294 products use NVMe Express (NVMe) protocol which is based on peripheral component
295 interconnect express (PCIe) interface. In fact, the PCIe is one of the standards that is evolving
296 very quickly; the industry was working on 16-Gb/s PCIe gen4 in 2016, but started working on
297 32-Gb/s gen5 since 2018, and 64-Gb/s gen6 specification is going to be released soon [64]–[68].
298 Since multiple dies are stacked in the HBM, there are more interconnects that are required, and
299 there are unique challenges which can be distinguished from a conventional interconnects, which
300 means there are plenty of works that the interconnect design has to do. For example, the stacked
301 DRAM is communicating with processing unit through the silicon interposer channel, which is
302 quite different to the conventional channels such as channel response and crosstalk [61], [69]. In
303 addition, the stacked DRAM dies are connected by TSV links whose characteristic is also very
304 different [70]–[72]. And there is also a logic die where a HBM PHY is used to bridge the DRAM
305 stack and the host SoC. There are also unique issues, for example thermal stability issue due to
306 the stacking [73], [74], which should be overcome by hardware design.

307

308 **B. Introducing new memory devices**

309 In addition to those efforts discuss above, the memory industry is trying to introduce new non-
310 volatile memory (NVM) devices, for example phase-change RAM (PRAM) or resistive RAM
311 (RRAM, also referred to as memristor), whose conceptual diagram is shown in Figure 9. These
312 devices have only two ports so that it has a smaller footprint of $4F^2$, and they are able to be
313 integrated in crossbar array and easy to stack [75]–[82]. In addition, they can be formed in back-
314 end process so that they can be integrated on top of the CMOS peripheral circuits, which makes
315 their effective density even higher and realizes a true sense of 3D integration. Moreover, the
316 devices themselves are much faster than NAND device. Note that a faster device means that we
317 need a faster interconnect not to degrade the memory performance due to the interconnect. That

318 is, there will be more demand on high performance interconnect design, similar to what happens
319 on the HBM and V-NAND cases.

320 These devices have many attractive features, however, there are plenty of challenges that need to
321 be overcome to make them succeed in the industry. For example, their operation and side effects
322 are not yet fully modeled; and the PRAM has a reliability issue which is called snapback current
323 during write operation; and the RRAM has a sneak current issue which distorts readout operation
324 as well as write [83]; and the variation effect is much larger than the legacy devices because of
325 their intrinsic non-linearity. In fact, these kinds of challenges fall into categories where design
326 engineers can do better than device engineers. For example, they can build a good physics-aware
327 model to bring these devices into an accurate and complex hardware simulation, to enable
328 collaborative optimization between circuits and devices. Because of their non-linearity and
329 hysteresis, some special techniques need to be developed to ensure that they converge in a huge
330 array-level simulation, while capturing the realistic behavior [84]–[88]. On the other hand, some
331 circuit design techniques can be introduced to mitigate the snapback current [89]–[91]. Also,
332 circuit designers can propose variation-tolerant or variation-compensated techniques to address
333 the variation issue [92]–[95], or sneak-current cancellation scheme for the sneak current issue
334 [96]–[98]. In addition, looking further forward, RRAM is regarded to be a promising candidate
335 for in-memory computing or neuromorphic computing, because of its capability to store analog
336 weights [99]–[105]. These approaches are believed to overcome the limitation of the current
337 computer architecture, where we need tons of inter-disciplinary research opportunity to realize
338 them.

339 To summarize this section, the introduction of the 3D integration and the new memory devices is
340 believed to overcome the scaling limit of memory devices, and it needs a lot of supports from
341 hardware designers and gives many opportunities to contribute.

342

343 **IV. Interconnect**

344 **A. Trend survey and challenges**

345 In this section, the challenges and potential solutions of computer communication interconnect
346 are presented. Recalling the section I, increase in data and advancement in computing require
347 higher speed interconnect, however the electrical channel becomes more and more inefficient as
348 the data rate increases. Figure 10 shows an architectural diagram of a general interconnect, which
349 serializes parallel input to high-speed non-return-to-zero (NRZ) bitstream and transmits it
350 through electrical channel (wire), and then de-serializes the serial input to parallel at the receive
351 side [106]–[109]. It is notable that this architecture has not been changed over last 15 years.
352 Since then, the advancements mainly focus on improving building blocks of the given golden
353 architecture, such as designing a better equalizer to provide a better compensation for the
354 channel loss.

355 Let us have a deeper look at what causes the challenges on the computer interconnect. As
356 mentioned earlier, the electrical channels do not scale with the silicon technology. However, the
357 interconnect partially takes advantage of the technology scaling, because faster transistors enable

358 a better circuit to overcome the increased channel loss. Figure 11(a) shows a survey from the
359 state-of-the-art published works[110]–[142], where we can confirm the correlation between the
360 technology node and the data rate. On the other hand, however, overcoming the increased
361 channel loss has become more and more expensive as the loss is going worse as the bandwidth
362 increases; the equalization circuits consume too much power to compensate the loss, which
363 makes people hesitant to increase the bandwidth. As a result, the tendency has been weakened
364 after 32-nm node. Figure 11(b) shows the bandwidth trend over years, which evidently shows the
365 bandwidth increase has saturated at around 28~40 Gb/s for years.

366 Recently, a dramatic change has been made to break the ice. An amplitude modulation
367 technique, which is called 4-level pulse-amplitude modulation (PAM-4), has been adopted in the
368 industry [133]–[142]. With PAM-4, the interconnect can transmit two bits in one-bit period,
369 which doubles the effective bandwidth over NRZ. This dramatic change enables the interconnect
370 bandwidth higher than 50 Gb/s as observed in Figure 11, and most of latest specifications whose
371 speed are higher than 50 Gb/s employ the PAM-4. In addition, all the golden architecture except
372 for very front-end circuits do not have to be changed with PAM-4, which makes it more
373 attractive.

374 However, we have to ask if this approach is sustainable or not. We doubled the data rate by
375 adopting PAM-4, then can we do the same with PAM-8 or PAM-16? Figure 12 shows the
376 comparison between those modulations. The basic concept of PAM-4 is to transmit two bits at
377 the same time, so it achieves 2x higher data rate at the same Nyquist frequency. However, there
378 are 4 signal levels (3 stacked eyes) instead of 2 levels (1 eye), the signal-to-noise ratio (SNR)
379 degrades by 3x, or 9.5 dB. It also introduces some other non-idealities such as non-linearity and
380 CDR complexity, so it can be worse. These days, PAM-4 is justified because the benefit from the
381 higher bandwidth exceeds the SNR loss. We can do the same calculation for PAM-8. It transmits
382 3 bits while PAM-4 transmits 2 bits, so we get 1.5x higher bandwidth, whereas there are 7 eyes
383 over PAM-4's 3 eyes, which is equivalent to 7.4-dB SNR degradation. That is, the benefit of
384 PAM-8 is lower than what we can get from PAM-4. The same calculation for PAM-16 is also
385 given in the Figure 12, where we can find the benefit gets even smaller than PAM-8. From the
386 observation, we can conclude that the amplitude modulation will not be a sustainable solution
387 while the channel capacity and the noise keep the same [143].

388

389 **B. Future directions**

390 As an alternative, we would rather start modifying the golden architecture. One of the potential
391 candidates is a forwarded-clock architecture, which has been explored in several literatures
392 [117], [144]– [149]. The bit-error-rate (BER) of an interconnect is a function of the amplitude
393 noise (SNR) and the timing noise (jitter) [150]. If the SNR becomes worse as the channel loss
394 increases or PAM is used, we can try cancel it out by improving the timing noise. However, in
395 the conventional architecture, way of reducing the timing noise is very limited other than burning
396 more power. Instead, we can forward the transmitter clock to the receiver along with data.
397 Because the timing noise of the forwarded clock and the data are correlated, sampling the data

398 with the forwarded clock cancels the correlated component out hence the effective timing noise
399 at the receive side is minimized. With that, the signaling power and the CDR complexity can be
400 significantly reduced at the same BER, at the cost of just one extra clock channel.

401 On the other hand, we can also make a bigger change on the architecture. In an analog-to-digital
402 converter (ADC)-based interconnect or digital signal processing (DSP)-based interconnect
403 [137]–[142], [151]–[154], the analog front-end circuits of the receiver are replaced by a high-
404 speed ADC, and a large fraction of the equalization and CDR stuffs are done in the digital
405 domain. With that, an extensive equalization with dense digital logic is enabled. In addition,
406 PAM-4 justifies the use of ADC because it already requires simple ADC-like front-end as it
407 transmits and receives multiple data levels. The DSP-based interconnect is maturing rapidly
408 these days, however there are still lots of works to come, for example design techniques for
409 building high-speed ADC or resolving high latency of DSP-based receiver.

410 For a long-term solution, more dramatic change would be required, because the fundamental
411 limit comes from the limited bandwidth of electrical channels. As a result, replacing the
412 electrical channel with optical channel whose bandwidth is almost infinite is believed to be a
413 very promising and eventual solution [155]–[158]. Conventionally, the optical interconnect has
414 been used for long-distance telecommunication whereas the electrical interconnect is responsible
415 for short-distance computer communication. It is mainly because the optical interconnect
416 consumes much higher power because of power-hungry optical devices and electrical-optical
417 interfaces. On the other hand, because of its lossless nature, the communication distance has little
418 impact on the optical communication performance. However, the electrical interconnect exhibits
419 lower power consumption at short-reach communication, however its power consumption
420 dramatically increases as the communication distance increases because the electrical channel
421 loss increases exponentially with the distance. As a result, there is a critical length where the
422 optical interconnect becomes more efficient than the electrical interconnect, as shown in Figure
423 13(a) [159]. In similar manner, when the required data rate increases, the power consumption of
424 the electrical interconnects increases exponentially even at the same distance, however it has
425 little impact on the optical interconnect as shown in Figure 13(b). Therefore, the critical length is
426 expected to become shorter as the data rate keep increasing, which make us believe the optical
427 interconnect will be eventually used for computer communication [159]. However, to realize it,
428 the energy efficiency of optical interconnects must be improved a lot. Currently, the bandwidth-
429 efficiency product of commercial optical interconnects (long-reach) is almost 1000x lower than
430 that of electrical interconnects [160]. Then why does a present optical interconnect consume that
431 much power? There can be many reasons, but one of the main reasons is that it is not
432 monolithically integrated. When we look into an optical communication module, there are
433 multiple ICs such as photonics transmitter, receiver, electronic driver IC, retimer IC, and
434 microcontroller. As a result, there are so many interfaces even in a single communication
435 module, where electrical signals come out to the real analog world and experience bulky
436 parasitics, which leads to such poor energy efficiency. That is, monolithic integration where
437 optical devices and VLSI circuits are integrated in a single chip can be a solution for reducing

438 the power consumption [160]–[163]. In addition to the monolithic integration, dense wavelength
439 division multiplexing (DWDM) enables transmitting multiple data streams through a single
440 optical fiber, which significantly improves the bandwidth density of optical interconnect.
441 DWDM can be regarded as another modulation, but it does not degrade SNR as much as PAM.
442 In fact, it has been more than 30 years ago that the optical interconnect began to gain attention,
443 but there have been no succeed until recently. However, recently, the accumulated efforts are
444 coming out with promising engineering samples such as 5-pJ/bit monolithic DWDM [160], 6-
445 pJ/bit 112-Gb/s PAM-4 [164], so the time will really come soon.

446

447

448 V. Conclusions

449 In this paper, the challenges that the current computing system (logic, memory, interconnect) is
450 facing are reviewed. For the logic, the cryptocurrency miners are surveyed which leads to the
451 future direction of specialization, but the downside of specialization is also discussed with an
452 example of a fabless company. For the memory, the challenges and opportunities for design
453 engineering in conjunction with device engineering are reviewed, whereas other reviews tend to
454 focus on devices. For the interconnect, the state-of-the-art works are surveyed, and the recent
455 trends and challenges are discussed. From the reviews and surveys for each part, the solutions
456 and opportunities for those challenges are discussed, which are summarized in Figure S2. For the
457 logic side, the specialization is proposed for achieving higher efficiency after Moore's law, and
458 the reusing is also proposed for addressing the productivity issue of the specialization. On the
459 memory side, 3D integration of memory dies or cells and introduction of new NVM devices are
460 expected to overcome the memory density issue. At the same time, they request substantial
461 assistances from design engineers, for example high-performance interconnects, robust physics-
462 aware device modeling, and tons of design techniques to overcome the device limits. Finally, the
463 interconnect side needs to innovate its conventional architecture which has not been changed for
464 a while, and eventually it must drive the optical interconnect.

465

466

467 References

- 468 [1] Horowitz, M., 2014, February. 1.1 computing's energy problem (and what we
469 can do about it). In *IEEE ISSCC Dig. Tech. Papers* (pp. 10-14). IEEE.
- 470 [2] Kim, K., 2015, February. 1.1 silicon technologies and solutions for the data-
471 driven world. In *IEEE ISSCC Dig. Tech. Papers* (pp. 1-7). IEEE.
- 472 [3] Index, C.V.N., 2017. Forecast and Trends. *Cisco Systems Inc*, pp.2017-2022.
- 473 [4] Index, C.V.N., 2019. Forecast and Trends, 2017–2022 White Paper. *Cisco*
474 *Systems Inc.: San Jose, CA, USA*.
- 475 [5] Shao, S. 2019, October. Towards an Intelligent Edge: Wireless Meets AI.
476 BWRC Fall Retreat. Berkeley Wireless Research Center.

- 477 [6] Bae, W., Jeong, G.S. and Jeong, D.K., 2016. A 1-pJ/bit, 10-Gb/s/ch forwarded-
478 clock transmitter using a resistive feedback inverter-based driver in 65-nm
479 CMOS. *IEEE Trans. Circuits Syst. II, Exp. Briefs*, 63(12), pp.1106-1110.
- 480 [7] J. Whitney and P. Delforge, "Data Center Efficiency Assessment - Scaling Up
481 Energy Efficiency Across the Data Center Industry: Evaluating Key Drivers and
482 Barriers," NRDC and Anthesis, Rep. IP:14-08-A, Aug. 2014.
- 483 [8] Pierce, F., 2018. Energy Hogs: Can World's Huge Data Centers Be Made More
484 Efficient?. *Yale Environment*, 360.
- 485 [9] Moore, G.E., 1965. Cramming more components onto integrated circuits.
- 486 [10] Moore, G.E., 1975, December. Progress in digital integrated electronics.
487 In *Electron devices meeting* (Vol. 21, pp. 11-13).
- 488 [11] Holt, W.M., 2016, January. 1.1 Moore's law: A path going forward. In *IEEE*
489 *ISSCC Dig. Tech. Papers* (pp. 8-13). IEEE.
- 490 [12] Bohr, M.T. and Young, I.A., 2017. CMOS scaling trends and beyond. *IEEE*
491 *Micro*, 37(6), pp.20-29.
- 492 [13] Mak, P.I. and Martins, R.P., 2010. High-/mixed-voltage RF and analog CMOS
493 circuits come of age. *IEEE Circuits and Systems Magazine*, 10(4), pp.27-39.
- 494 [14] Yeric, G., 2019, April. IC Design After Moore's Law. In *2019 IEEE CICC* (pp. 1-
495 150). IEEE.
- 496 [15] Danowitz, A., Kelley, K., Mao, J., Stevenson, J.P. and Horowitz, M., 2012. CPU
497 DB: recording microprocessor history. *Queue*, 10(4), pp.10-27.
- 498 [16] Hwang, C.G., 2002, February. Semiconductor memories for IT era. In *ISSCC*
499 *Dig. Tech. Papers* (Vol. 1, pp. 24-27). IEEE.
- 500 [17] Mueller, W., Aichmayr, G., Bergner, W., Erben, E., Hecht, T., Kapteyn, C.,
501 Kersch, A., Kudelka, S., Lau, F., Luetzen, J. and Orth, A., 2005, December.
502 Challenges for the DRAM cell scaling to 40nm. In *IEEE IEDM Tech. Dig.* (pp. 4-
503 pp). IEEE.
- 504 [18] Sung, M., Jang, S.A., Lee, H., Ji, Y.H., Kang, J.I., Jung, T.O., Ahn, T.H., Son,
505 Y.I., Kim, H.C., Lee, S.W. and Lee, S.M., 2015, December. Gate-first high-
506 k/metal gate DRAM technology for low power and high performance products.
507 In *IEEE IEDM Tech. Dig.*, (pp. 26-6). IEEE.
- 508 [19] Jang, S.H., Lim, J., Han, J., Jang, J., Yeo, J., Lee, C., Baek, S., Lee, J., Lee,
509 J.H., Yamada, S. and Lee, K., 2019, December. A Fully Integrated Low Voltage
510 DRAM with Thermally Stable Gate-first High-k Metal Gate Process. In *2019*
511 *IEEE IEDM Tech. Dig.*, (pp. 28-4). IEEE.
- 512 [20] Daly, D.C., Fujino, L.C. and Smith, K.C., 2018. Through the looking glass-the
513 2018 edition: trends in solid-state circuits from the 65th ISSCC. *IEEE Solid-*
514 *State Circuits Magazine*, 10(1), pp.30-46.
- 515 [21] Horowitz, M., Yang, C.K.K. and Sidiropoulos, S., 1998. High-speed electrical
516 signaling: Overview and limitations. *IEEE Micro*, 18(1), pp.12-24.

- 517 [22] Dally, W.J. and Poulton, J., 1997. Transmitter equalization for 4-Gbps
518 signaling. *IEEE Micro*, 17(1), pp.48-56.
- 519 [23] Zerbe, J.L., Werner, C.W., Stojanovic, V., Chen, F., Wei, J., Tsang, G., Kim, D.,
520 Stonecypher, W.F., Ho, A., Thrush, T.P. and Kollipara, R.T., 2003. Equalization
521 and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver
522 cell. *IEEE J. Solid-State Circuits*, 38(12), pp.2121-2130.
- 523 [24] Stojanovic, V., Ho, A., Garlepp, B.W., Chen, F., Wei, J., Tsang, G., Alon, E.,
524 Kollipara, R.T., Werner, C.W., Zerbe, J.L. and Horowitz, M.A., 2005.
525 Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive
526 equalization and data recovery. *IEEE J. Solid-State Circuits*, 40(4), pp.1012-
527 1026.
- 528 [25] Choi, J.S., Hwang, M.S. and Jeong, D.K., 2004. A 0.18- μm CMOS 3.5-
529 gb/s continuous-time adaptive cable equalizer using enhanced low-frequency
530 gain control method. *IEEE J. Solid-State Circuits*, 39(3), pp.419-425.
- 531 [26] Kim, J. and Horowitz, M.A., 2002. Adaptive supply serial links with sub-1-V
532 operation and per-pin clock recovery. *IEEE J. Solid-State Circuits*, 37(11),
533 pp.1403-1413.
- 534 [27] Lee, M.J., Dally, W.J. and Chiang, P., 2000. Low-power area-efficient high-
535 speed I/O circuit techniques. *IEEE J. Solid-State Circuits*, 35(11), pp.1591-
536 1599.
- 537 [28] Musah, T., Jaussi, J.E., Balamurugan, G., Hyvonen, S., Hsueh, T.C., Keskin,
538 G., Shekhar, S., Kennedy, J., Sen, S., Inti, R. and Mansuri, M., 2014. A 4–32
539 Gb/s bidirectional link with 3-tap FFE/6-tap DFE and collaborative CDR in 22
540 nm CMOS. *IEEE J. Solid-State Circuits*, 49(12), pp.3079-3090.
- 541 [29] Bae, W., Ju, H., Park, K., Han, J. and Jeong, D.K., 2017. A supply-scalable-
542 serializing transmitter with controllable output swing and equalization for next-
543 generation standards. *IEEE Transactions on Industrial Electronics*, 65(7),
544 pp.5979-5989.
- 545 [30] Esmailzadeh, H., Blem, E., Amant, R.S., Sankaralingam, K. and Burger, D.,
546 2011, June. Dark silicon and the end of multicore scaling. In *2011 38th Annual
547 international symposium on computer architecture (ISCA)* (pp. 365-376). IEEE.
- 548 [31] Vandersypen, L. and van Leeuwenhoek, A., 2017, February. 1.4 quantum
549 computing-the next challenge in circuit and system design. In *IEEE ISSCC Dig.
550 Tech. Papers* (pp. 24-29). IEEE.
- 551 [32] Rakowski, M., Meagher, C., Nummy, K., Aboketaf, A., Ayala, J., Bian, Y.,
552 Harris, B., Mclean, K., McStay, K., Sahin, A. and Medina, L., 2020, March.
553 45nm CMOS-Silicon Photonics Monolithic Technology (45CLO) for next-
554 generation, low power and high speed optical interconnects. In *Optical Fiber
555 Communication Conference* (pp. T3H-3). Optical Society of America.

- 556 [33] M. White, "Are you really ready for your next node?"
557 [https://blogs.mentor.com/calibre/blog/2017/01/11/are-you-really-ready-for-your-
559 next-node/](https://blogs.mentor.com/calibre/blog/2017/01/11/are-you-really-ready-for-your-
558 next-node/).
560 [34] Whitcombe, A. and Nikolic, B., 2019. Configurable Data Converters for Digitally
561 Adaptive Radio.
562 [35] Han, J., Bae, W., Chang, E., Wang, Z., Nikolic, B., and Alon, E., LAYGO: A
563 Layout Generation Framework to Enhance Design Productivity in Advanced
564 CMOS Technologies. *IEEE Trans. Circuits Syst. I, Reg. Papers*, in press.
565 [36] Habal, H. and Graeb, H., 2011. Constraint-based layout-driven sizing of analog
566 circuits. *IEEE Trans. Computer-Aided Design Integr. Circuits Syst.*, 30(8),
567 pp.1089-1102.
568 [37] Lin, P.H., Chang, Y.W. and Lin, S.C., 2009. Analog placement based on
569 symmetry-island formulation. *IEEE Trans. Computer-Aided Design Integr.
570 Circuits Syst.*, 28(6), pp.791-804.
571 [38] Chang, E., Han, J., Bae, W., Wang, Z., Narevsky, N., NikoliC, B. and Alon, E.,
572 2018, April. BAG2: A process-portable framework for generator-based AMS
573 circuit design. In *2018 IEEE CICC* (pp. 1-8). IEEE.
574 [39] Crossley, J., Puggelli, A., Le, H.P., Yang, B., Nancollas, R., Jung, K., Kong, L.,
575 Narevsky, N., Lu, Y., Sutardja, N. and An, E.J., 2013, November. BAG: A
576 designer-oriented integrated framework for the development of AMS circuit
577 generators. In *2013 IEEE/ACM International Conference on Computer-Aided
578 Design (ICCAD)* (pp. 74-81). IEEE.
579 [40] Yilmaz, E. and Dundar, G., 2008. Analog layout generator for CMOS
580 circuits. *IEEE Trans. Computer-Aided Design Integr. Circuits Syst.*, 28(1),
581 pp.32-45.
582 [41] Castro-Lopez, R., Guerra, O., Roca, E. and Fernández, F.V., 2008. An
583 integrated layout-synthesis approach for analog ICs. *IEEE Trans. Computer-
584 Aided Design Integr. Circuits Syst.*, 27(7), pp.1179-1189.
585 [42] Martins, R., Lourenco, N. and Horta, N., 2013. LAYGEN II—Automatic layout
586 generation of analog integrated circuits. *IEEE Trans. Computer-Aided Design
587 Integr. Circuits Syst.*, 32(11), pp.1641-1654.
588 [43] Kunal, K., Madhusudan, M., Sharma, A.K., Xu, W., Burns, S.M., Harjani, R.,
589 Hu, J., Kirkpatrick, D.A. and Sapatnekar, S.S., 2019, June. ALIGN: Open-
590 source analog layout automation from the ground up. In *Proceedings of the
591 56th Annual Design Automation Conference 2019* (pp. 1-4).
592 [44] Wang, A., Bae, W., Han, J., Bailey, S., Ocal, O., Rigge, P., Wang, Z.,
593 Ramchandran, K., Alon, E. and Nikolić, B., 2019. A real-time, 1.89-GHz
594 bandwidth, 175-kHz resolution sparse spectral analysis RISC-V SoC in 16-nm
FinFET. *IEEE J. Solid-State Circuits*, 54(7), pp.1993-2008.

- 595 [45] Berkeley analog generator, main framework. [Online]. Available:
596 https://github.com/ucb-art/BAG_framework
- 597 [46] Berkeley analog generator, layout with gridded objects (Laygo). [Online].
598 Available: <https://github.com/ucb-art/laygo>
- 599 [47] Ayar Custom Generator (ACG). [Online]. Available:
600 <https://github.com/AyarLabs/ACG>
- 601 [48] Hakhamaneshi, K., Werblun, N., Abbeel, P. and Stojanović, V., 2019,
602 November. BagNet: Berkeley Analog Generator with Layout Optimizer Boosted
603 with Deep Neural Networks. In *2019 IEEE/ACM International Conference on*
604 *Computer-Aided Design (ICCAD)* (pp. 1-8). IEEE.
- 605 [49] Settaluri, K., Haj-Ali, A., Huang, Q., Hakhamaneshi, K. and Nikolic, B., 2020,
606 January. AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs.
607 In *Design, Automation & Test in Europe Conference & Exhibition (DATE)* (pp.
608 1-6).
- 609 [50] Lee, D.U., Kim, K.W., Kim, K.W., Lee, K.S., Byeon, S.J., Kim, J.H., Cho, J.H.,
610 Lee, J. and Chun, J.H., 2014. A 1.2 V 8 Gb 8-channel 128 GB/s high-bandwidth
611 memory (HBM) stacked DRAM with effective I/O test circuits. *IEEE J. Solid-*
612 *State Circuits*, 50(1), pp.191-203.
- 613 [51] O'Connor, M., 2014, June. Highlights of the high-bandwidth memory (hbm)
614 standard. In *Memory Forum Workshop*.
- 615 [52] Tran, K., 2016. Start Your HBM/2.5 D Design Today. *High-Bandwidth Memory*
616 *White Paper*, 6.
- 617 [53] Jun, H., Cho, J., Lee, K., Son, H.Y., Kim, K., Jin, H. and Kim, K., 2017, May.
618 Hbm (high bandwidth memory) dram technology and architecture. In *2017*
619 *IEEE International Memory Workshop (IMW)* (pp. 1-4). IEEE.
- 620 [54] Xu, Q., Siyamwala, H., Ghosh, M., Suri, T., Awasthi, M., Guz, Z., Shayesteh, A.
621 and Balakrishnan, V., 2015, May. Performance analysis of NVMe SSDs and
622 their implication on real world databases. In *Proceedings of the 8th ACM*
623 *International Systems and Storage Conference* (pp. 1-11).
- 624 [55] Kim, H.J., Lee, Y.S. and Kim, J.S., 2016. Nvmedirect: A user-space i/o
625 framework for application-specific optimization on nvme ssds. In *8th {USENIX}*
626 *Workshop on Hot Topics in Storage and File Systems (HotStorage 16)*.
- 627 [56] Kim, W., Choi, S., Sung, J., Lee, T., Park, C., Ko, H., Jung, J., Yoo, I. and Park,
628 Y., 2009, June. Multi-layered vertical gate NAND flash overcoming stacking
629 limit for terabit density storage. In *Proc. Symp. VLSI Technology* (pp. 188-189).
630 IEEE.
- 631 [57] Kim, C., Kim, D.H., Jeong, W., Kim, H.J., Park, I.H., Park, H.W., Lee, J., Park,
632 J., Ahn, Y.L., Lee, J.Y. and Kim, S.B., 2017. A 512-gb 3-b/cell 64-stacked wl 3-
633 d-nand flash memory. *IEEE J. Solid-State Circuits*, 53(1), pp.124-133.

- 634 [58] Tanaka, T., Helm, M., Vali, T., Ghodsi, R., Kawai, K., Park, J.K., Yamada, S.,
635 Pan, F., Einaga, Y., Ghalam, A. and Tanzawa, T., 2016, January. 7.7 A 768Gb
636 3b/cell 3D-floating-gate NAND flash memory. In *IEEE ISSCC Dig. Tech.*
637 *Papers* (pp. 142-144). IEEE.
- 638 [59] Im, J.W., Jeong, W.P., Kim, D.H., Nam, S.W., Shim, D.K., Choi, M.H., Yoon,
639 H.J., Kim, D.H., Kim, Y.S., Park, H.W. and Kwak, D.H., 2015, February. 7.2 A
640 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate. In *IEEE ISSCC Dig.*
641 *Tech. Papers* (pp. 1-3). IEEE.
- 642 [60] Park, K.T., Nam, S., Kim, D., Kwak, P., Lee, D., Choi, Y.H., Choi, M.H., Kwak,
643 D.H., Kim, D.H., Kim, M.S. and Park, H.W., 2014. Three-dimensional 128 Gb
644 MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s
645 high-speed programming. *IEEE J. Solid-State Circuits*, 50(1), pp.204-213.
- 646 [61] Ko, H.G., Shin, S., Oh, J., Park, K. and Jeong, D.K., 2020, February. 6.7 An
647 8Gb/s/ μm FFE-Combined Crosstalk-Cancellation Scheme for HBM on Silicon
648 Interposer with 3D-Staggered Channels. In *IEEE ISSCC Dig. Tech. Papers* (pp.
649 128-130). IEEE.
- 650 [62] Patterson, D.A., 2004. Latency lags bandwidth. *Communications of the*
651 *ACM*, 47(10), pp.71-75.
- 652 [63] Hsieh, K., Ebrahimi, E., Kim, G., Chatterjee, N., O'Connor, M., Vijaykumar, N.,
653 Mutlu, O. and Keckler, S.W., 2016. Transparent offloading and mapping (TOM)
654 enabling programmer-transparent near-data processing in GPU systems. *ACM*
655 *SIGARCH Computer Architecture News*, 44(3), pp.204-216.
- 656 [64] Vučinić, D., Wang, Q., Guyot, C., Mateescu, R., Blagojević, F., Franca-Neto, L.,
657 Le Moal, D., Bunker, T., Xu, J., Swanson, S. and Bandić, Z., 2014. {DC}
658 Express: Shortest Latency Protocol for Reading Phase Change Memory over
659 {PCI} Express. In *12th {USENIX} Conference on File and Storage Technologies*
660 *{FAST} 14* (pp. 309-315).
- 661 [65] Ajanovic, J., 2009, August. PCI express 3.0 overview. In *Proceedings of Hot*
662 *Chip: A Symposium on High Performance Chips* (Vol. 69, p. 143).
- 663 [66] Budruk, R., 2007. Pci express basics. In *PCI-SIG Developers Conference*.
- 664 [67] Cheng, K.H., Tsai, Y.C., Wu, Y.H. and Lin, Y.F., 2010. A 5-Gb/s inductorless
665 CMOS adaptive equalizer for PCI express generation II applications. *IEEE*
666 *Trans. Circuits Syst. II, Exp. Briefs*, 57(5), pp.324-328.
- 667 [68] Li, S., Spagna, F., Chen, J., Wang, X., Tong, L., Gowder, S., Jia, W.,
668 Nicholson, R., Iyer, S., Song, R. and Li, L., 2018, November. A power and area
669 efficient 2.5-16 Gbps gen4 PCIe PHY in 10nm FinFET CMOS. In *2018 IEEE*
670 *Asian Solid-State Circuits Conference (A-SSCC)* (pp. 5-8). IEEE.
- 671 [69] Liu, H., Ding, Q. and Jiang, J., 2018, October. 112G PAM4/56G NRZ
672 Interconnect Design for High channel count packages. In *2018 IEEE 27th*

- 673 *Conference on Electrical Performance of Electronic Packaging and Systems*
674 (*EPEPS*) (pp. 237-239). IEEE.
- 675 [70] Lee, H., Cho, K., Kim, H., Choi, S., Lim, J. and Kim, J., 2015, August. Electrical
676 performance of high bandwidth memory (HBM) interposer channel in terabyte/s
677 bandwidth graphics module. In *2015 International 3D Systems Integration*
678 *Conference (3DIC)* (pp. TS2-2). IEEE.
- 679 [71] Kim, H., Cho, J., Kim, M., Kim, K., Lee, J., Lee, H., Park, K., Choi, K., Bae,
680 H.C., Kim, J. and Kim, J., 2012. Measurement and analysis of a high-speed
681 TSV channel. *IEEE Transactions on Components, Packaging and*
682 *Manufacturing Technology*, 2(10), pp.1672-1685.
- 683 [72] Lee, J.C., Kim, J., Kim, K.W., Ku, Y.J., Kim, D.S., Jeong, C., Yun, T.S., Kim, H.,
684 Cho, H.S., Kim, Y.O. and Kim, J.H., 2016. 18.3 A 1.2 V 64Gb 8-channel
685 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing
686 technique on heavy load interface. In *IEEE ISSCC Dig. Tech. Papers* (pp. 318-
687 319). IEEE.
- 688 [73] Sohn, K., Yun, W.J., Oh, R., Oh, C.S., Seo, S.Y., Park, M.S., Shin, D.H., Jung,
689 W.C., Shin, S.H., Ryu, J.M. and Yu, H.S., 2016. A 1.2 V 20 nm 307 GB/s HBM
690 DRAM with at-speed wafer-level IO test scheme and adaptive refresh
691 considering temperature distribution. *IEEE J. Solid-State Circuits*, 52(1),
692 pp.250-260.
- 693 [74] Ko, H.G., Shin, S., Kye, C.H., Lee, S.Y., Yun, J., Jung, H.K., Lee, D., Kim, S.
694 and Jeong, D.K., 2019, June. A 370-fJ/b, 0.0056 mm²/DQ, 4.8-Gb/s DQ
695 Receiver for HBM3 with a Baud-Rate Self-Tracking Loop. In *Proc. Symp. VLSI*
696 *Circuits* (pp. C94-C94). IEEE.
- 697 [75] Wong, H.S.P., Raoux, S., Kim, S., Liang, J., Reifenberg, J.P., Rajendran, B.,
698 Asheghi, M. and Goodson, K.E., 2010. Phase change memory. *Proceedings of*
699 *the IEEE*, 98(12), pp.2201-2227.
- 700 [76] Wong, H.S.P., Lee, H.Y., Yu, S., Chen, Y.S., Wu, Y., Chen, P.S., Lee, B.,
701 Chen, F.T. and Tsai, M.J., 2012. Metal-oxide RRAM. *Proceedings of the*
702 *IEEE*, 100(6), pp.1951-1970.
- 703 [77] Bae, W., Yoon, K.J., Hwang, C.S. and Jeong, D.K., 2017. Extension of two-port
704 sneak current cancellation scheme to 3-D vertical RRAM crossbar array. *IEEE*
705 *Transactions on Electron Devices*, 64(4), pp.1591-1596.
- 706 [78] Yoon, K.J., Kim, Y. and Hwang, C.S., 2019. What Will Come After V-NAND—
707 Vertical Resistive Switching Memory?. *Advanced Electronic Materials*, 5(9),
708 p.1800914.
- 709 [79] Foong, A. and Hady, F., 2016, May. Storage as fast as rest of the system.
710 In *2016 IEEE 8th International Memory Workshop (IMW)* (pp. 1-4). IEEE.

- 711 [80] Kau, D., Tang, S., Karpov, I.V., Dodge, R., Klehn, B., Kalb, J.A., Strand, J.,
712 Diaz, A., Leung, N., Wu, J. and Lee, S., 2009, December. A stackable cross
713 point phase change memory. In *IEEE IEDM Tech. Dig.*, (pp. 1-4). IEEE.
- 714 [81] Yoon, K.J., Kim, G.H., Yoo, S., Bae, W., Yoon, J.H., Park, T.H., Kwon, D.E.,
715 Kwon, Y.J., Kim, H.J., Kim, Y.M. and Hwang, C.S., 2017.
716 Double-Layer-Stacked One Diode-One Resistive Switching Memory Crossbar
717 Array with an Extremely High Rectification Ratio of 109. *Advanced Electronic
718 Materials*, 3(7), p.1700152.
- 719 [82] Liu, T.Y., Yan, T.H., Scheuerlein, R., Chen, Y., Lee, J.K., Balakrishnan, G.,
720 Yee, G., Zhang, H., Yap, A., Ouyang, J. and Sasaki, T., 2013. A 130.7- μm^2
721 2-Layer 32-Gb ReRAM Memory Device in 24-nm Technology. *IEEE
722 J. Solid-State Circuits*, 49(1), pp.140-153.
- 723 [83] Yoon, K.J., Bae, W., Jeong, D.K. and Hwang, C.S., 2016. Comprehensive
724 Writing Margin Analysis and its Application to Stacked one Diode-One Memory
725 Device for High-Density Crossbar Resistance Switching Random Access
726 Memory. *Advanced Electronic Materials*, 2(10), p.1600326.
- 727 [84] Bae, W. and Yoon, K.J., 2020. Comprehensive Read Margin and BER Analysis
728 of One Selector-One Memristor Crossbar Array Considering Thermal Noise of
729 Memristor With Noise-Aware Device Model. *IEEE Transactions on
730 Nanotechnology*, 19, pp.553-564.
- 731 [85] Wang, T., 2017, April. Modelling multistability and hysteresis in ESD clamps,
732 memristors and other devices. In *2017 IEEE CICC* (pp. 1-10). IEEE.
- 733 [86] Kvatinsky, S., Friedman, E.G., Kolodny, A. and Weiser, U.C., 2012. TEAM:
734 Threshold adaptive memristor model. *IEEE Trans. Circuits Syst. I, Reg.
735 Papers*, 60(1), pp.211-221.
- 736 [87] Linn, E., Siemon, A., Waser, R. and Menzel, S., 2014. Applicability of well-
737 established memristive models for simulations of resistive switching
738 devices. *IEEE Trans. Circuits Syst. I, Reg. Papers*, 61(8), pp.2402-2410.
- 739 [88] Chen, P.Y. and Yu, S., 2015. Compact modeling of RRAM devices and its
740 applications in 1T1R and 1S1R array design. *IEEE Transactions on Electron
741 Devices*, 62(12), pp.4022-4028.
- 742 [89] Kim, K. and Ahn, S.J., 2005, April. Reliability investigations for manufacturable
743 high density PRAM. In *2005 IEEE International Reliability Physics Symposium,
744 2005. Proceedings. 43rd Annual.* (pp. 157-162). IEEE.
- 745 [90] Redaelli, A.N.D.R.E.A., Pirovano, A., Pellizzer, F., Lacaita, A.L., Ielmini,
746 D.A.N.I.E.L.E. and Bez, R., 2004. Electronic switching effect and phase-change
747 transition in chalcogenide materials. *IEEE Electron Device Letters*, 25(10),
748 pp.684-686.
- 749 [91] Parkinson, W.D., Ovonyx Inc, 2011. *Reading a phase change memory*. U.S.
750 Patent 8,077,498.

- 751 [92] Athmanathan, A., Stanisavljevic, M., Papandreou, N., Pozidis, H. and
752 Eleftheriou, E., 2016. Multilevel-cell phase-change memory: A viable
753 technology. *IEEE Journal on Emerging and Selected Topics in Circuits and*
754 *Systems*, 6(1), pp.87-100.
- 755 [93] Park, H.K., Lee, K.W., Song, S.H., Lee, K.G., Shin, J.H., Gangasani, V., Shin,
756 Y.S., Kang, D.H., Park, J.H., Song, K.W. and Koh, G.H., 2017, June. A novel
757 write method for improving RESET distribution of PRAM. In *Proc. Symp. VLSI*
758 *Technology* (pp. T96-T97). IEEE.
- 759 [94] Hwang, Y.N., Um, C.Y., Lee, J.H., Wei, C.G., Oh, H.R., Jeong, G.T., Jeong,
760 H.S., Kim, C.H. and Chung, C.H., 2010, June. MLC PRAM with SLC write-
761 speed and robust read scheme. In *Proc. Symp. VLSI Technology* (pp. 201-
762 202). IEEE.
- 763 [95] Bae, W., Yoon, K.J., Song, T. and Nikolić, B., 2018. A Variation-Tolerant,
764 Sneak-Current-Compensated Readout Scheme for Cross-Point Memory Based
765 on Two-Port Sensing Technique. *IEEE Trans. Circuits Syst. II, Exp.*
766 *Briefs*, 65(12), pp.1839-1843.
- 767 [96] Vontobel, P.O., Robinett, W., Kuekes, P.J., Stewart, D.R., Straznicky, J. and
768 Williams, R.S., 2009. Writing to and reading from a nano-scale crossbar
769 memory based on memristors. *Nanotechnology*, 20(42), p.425204.
- 770 [97] Shevgoor, M., Muralimanohar, N., Balasubramonian, R. and Jeon, Y., 2015,
771 October. Improving memristor memory with sneak current sharing. In *2015*
772 *33rd IEEE International Conference on Computer Design (ICCD)* (pp. 549-556).
773 IEEE.
- 774 [98] Bae, W., Yoon, K.J., Hwang, C.S. and Jeong, D.K., 2016. A crossbar
775 resistance switching memory readout scheme with sneak current cancellation
776 based on a two-port current-mode sensing. *Nanotechnology*, 27(48), p.485201.
- 777 [99] Alibart, F., Zamanidoost, E. and Strukov, D.B., 2013. Pattern classification by
778 memristive crossbar circuits using ex situ and in situ training. *Nature*
779 *communications*, 4(1), pp.1-7.
- 780 [100] Prezioso, M., Merrih-Bayat, F., Hoskins, B.D., Adam, G.C., Likharev, K.K. and
781 Strukov, D.B., 2015. Training and operation of an integrated neuromorphic
782 network based on metal-oxide memristors. *Nature*, 521(7550), pp.61-64.
- 783 [101] Yoo, H.J., 2019, February. 1.2 intelligence on silicon: From deep-neural-
784 network accelerators to brain mimicking AI-SoCs. In *IEEE ISSCC Dig. Tech.*
785 *Papers* (pp. 20-26). IEEE.
- 786 [102] Xue, C.X., Chen, W.H., Liu, J.S., Li, J.F., Lin, W.Y., Lin, W.E., Wang, J.H., Wei,
787 W.C., Chang, T.W., Chang, T.C. and Huang, T.Y., 2019, February. 24.1 A 1Mb
788 multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC
789 computing time for CNN based AI edge processors. In *IEEE ISSCC Dig. Tech.*
790 *Papers* (pp. 388-390). IEEE.

- 791 [103]Kim, K.M. and Williams, R.S., 2019. A family of stateful memristor gates for
792 complete cascading logic. *IEEE Trans. Circuits Syst. I, Reg. Papers*, 66(11),
793 pp.4348-4355.
- 794 [104]Yoon, K.J., Han, J.W. and Bae, W., 2020. A novel stateful logic device and
795 circuit for in-memory parity programming in crossbar memory. *Advanced*
796 *Electronic Materials*, p. 202000672
- 797 [105]Wang, Z., Li, C., Lin, P., Rao, M., Nie, Y., Song, W., Qiu, Q., Li, Y., Yan, P.,
798 Strachan, J.P. and Ge, N., 2019. In situ training of feed-forward and recurrent
799 convolutional memristor networks. *Nature Machine Intelligence*, 1(9), pp.434-
800 442.
- 801 [106]Bae, W., 2020. Supply-Scalable High-Speed I/O Interfaces. *Electronics*, 9(8),
802 p.1315.
- 803 [107]Chang, K.Y., Wei, J., Huang, C., Li, S., Donnelly, K., Horowitz, M., Li, Y. and
804 Sidiropoulos, S., 2003. A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip
805 regulated dual-loop PLLs. *IEEE J. Solid-State Circuits*, 38(5), pp.747-754.
- 806 [108]Mooney, R., Yeung, E., Kennedy, J., Canagasaby, K., Mansuri, M., O'Mahony,
807 F., Jaussi, J. and Casper, B., 2006, February. A 20Gb/s embedded clock
808 transceiver in 90nm CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 1334-
809 1343). IEEE.
- 810 [109]Bulzacchelli, J.F., Meghelli, M., Rylov, S.V., Rhee, W., Rylyakov, A.V., Ainspan,
811 H.A., Parker, B.D., Beakes, M.P., Chung, A., Beukema, T.J. and Pepeljugoski,
812 P.K., 2006. A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS
813 technology. *IEEE J. Solid-State Circuits*, 41(12), pp.2885-2900.
- 814 [110]Tamura, H., Kibune, M., Takahashi, Y., Doi, Y., Chiba, T., Higashi, H.,
815 Takauchi, H., Ishida, H. and Gotoh, K., 2001, February. 5 Gb/s bidirectional
816 balanced-line link compliant with plesiochronous clocking. In *IEEE ISSCC Dig.*
817 *Tech. Papers* (pp. 64-65). IEEE.
- 818 [111]Haycock, M. and Mooney, R., 2001, February. 3.2 GHz 6.4 Gb/s per wire
819 signaling in 0.18/spl mu/m CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 62-
820 63). IEEE.
- 821 [112]Tanaka, K., Fukaishi, M., Takeuchi, M., Yoshida, N., Minami, K., Yamaguchi,
822 K., Uchida, H., Morishita, Y., Sakamoto, T., Kaneko, T. and Soda, M., 2002,
823 February. A 100 Gb/s transceiver with GND-VDD common-mode receiver and
824 flexible multi-channel aligner. In *IEEE ISSCC Dig. Tech. Papers* (pp. 264-465).
825 IEEE.
- 826 [113]Lee, B.J., Hwang, M.S., Lee, S.H. and Jeong, D.K., 2003. A 2.5-10-Gb/s
827 CMOS transceiver with alternating edge-sampling phase detection for loop
828 characteristic stabilization. *IEEE J. Solid-State Circuits*, 38(11), pp.1821-1829.
- 829 [114]Lee, H.R., Hwang, M.S., Lee, B.J., Kim, Y.D., Oh, D., Kim, J., Lee, S.H., Jeong,
830 D.K. and Kim, W., 2004, February. A fully integrated 0.13/spl mu/m CMOS 10

- 831 Gb Ethernet transceiver with XAUI interface. In *IEEE ISSCC Dig. Tech. Papers*
832 (pp. 170-520). IEEE.
- 833 [115] Krishna, K., Yokoyama-Martin, D.A., Wolfer, S., Jones, C., Loikkanen, M.,
834 Parker, J., Segelken, R., Sonntag, J.L., Stonick, J., Titus, S. and Weinlader, D.,
835 2005, February. A 0.6 to 9.6 Gb/s binary backplane transceiver core in 0.13/spl
836 mu/m CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 64-585). IEEE.
- 837 [116] Landman, P., Brouse, K., Gupta, V., Wu, S., Payne, R., Erdogan, U., Gu, R.,
838 Yee, A.L., Parthasarathy, B., Ramaswamy, S. and Bhakta, B., 2005, February.
839 A transmit architecture with 4-tap feedforward equalization for 6.25/12.5 Gb/s
840 serial backplane communications. In *IEEE ISSCC Dig. Tech. Papers* (pp. 66-
841 585). IEEE.
- 842 [117] Casper, B., Jaussi, J., O'Mahony, F., Mansuri, M., Canagasaby, K., Kennedy,
843 J., Yeung, E. and Mooney, R., 2006, February. A 20Gb/s Forwarded Clock
844 Transceiver in 90nm CMOS B. In *IEEE ISSCC Dig. Tech. Papers* (pp. 263-
845 272). IEEE.
- 846 [118] Palermo, S., Emami-Neyestanak, A. and Horowitz, M., 2008. A 90 nm CMOS
847 16 Gb/s transceiver for optical interconnects. *IEEE J. Solid-State*
848 *Circuits*, 43(5), pp.1235-1246.
- 849 [119] Kim, J.K., Kim, J., Kim, G., Chi, H. and Jeong, D.K., 2008, June. A 40-Gb/s
850 transceiver in 0.13- μm CMOS technology. In *Proc. Symp. VLSI Circuits* (pp.
851 196-197). IEEE.
- 852 [120] Lee, J., Chen, M.S. and Wang, H.D., 2008, February. A 20Gb/s duobinary
853 transceiver in 90nm CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 102-599).
854 IEEE.
- 855 [121] Amamiya, Y., Kaeriyama, S., Noguchi, H., Yamazaki, Z., Yamase, T., Hosoya,
856 K., Okamoto, M., Tomari, S., Yamaguchi, H., Shoda, H. and Ikeda, H., 2009,
857 February. A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5
858 interface for optical transmission systems. In *IEEE ISSCC Dig. Tech.*
859 *Papers* (pp. 358-359). IEEE.
- 860 [122] Chen, M.S., Shih, Y.N., Lin, C.L., Hung, H.W. and Lee, J., 2011, February. A
861 40Gb/s TX and RX chip set in 65nm CMOS. In *IEEE ISSCC Dig. Tech.*
862 *Papers* (pp. 146-148). IEEE.
- 863 [123] Takemoto, T., Yamashita, H., Kamimura, T., Yuki, F., Masuda, N., Toyoda, H.,
864 Chujo, N., Kogo, K., Lee, Y., Tsuji, S. and Nishimura, S., 2012, June. A 25-
865 Gb/s 2.2-W optical transceiver using an analog FE tolerant to power supply
866 noise and redundant data format conversion in 65-nm CMOS. In *Proc. Symp.*
867 *VLSI Circuits* (pp. 106-107). IEEE.
- 868 [124] Raghavan, B., Cui, D., Singh, U., Maarefi, H., Pi, D., Vasani, A., Huang, Z.C.,
869 Çatlı, B., Momtaz, A. and Cao, J., 2013. A sub-2 W 39.8–44.6 Gb/s transmitter

- 870 and receiver chipset with SFI-5.2 interface in 40 nm CMOS. *IEEE J. Solid-State*
871 *Circuits*, 48(12), pp.3219-3228.
- 872 [125]Navid, R., Chen, E.H., Hossain, M., Leibowitz, B., Ren, J., Chou, C.H.A., Daly,
873 B., Aleksić, M., Su, B., Li, S. and Shirasgaonkar, M., 2014. A 40 Gb/s serial link
874 transceiver in 28 nm CMOS technology. *IEEE J. Solid-State Circuits*, 50(4),
875 pp.814-827.
- 876 [126]Zhang, B., Khanoyan, K., Hatamkhani, H., Tong, H., Hu, K., Fallahi, S., Abdul-
877 Latif, M., Vakilian, K., Fujimori, I. and Brewster, A., 2015. A 28 Gb/s
878 multistandard serial link transceiver for backplane applications in 28 nm
879 CMOS. *IEEE J. Solid-State Circuits*, 50(12), pp.3089-3100.
- 880 [127]Upadhyaya, P., Savoj, J., An, F.T., Bekele, A., Jose, A., Xu, B., Wu, D., Turker,
881 D., Aslanzadeh, H., Hedayati, H. and Im, J., 2015, February. 3.3 A 0.5-to-32.75
882 Gb/s flexible-reach wireline transceiver in 20nm CMOS. In *IEEE ISSCC Dig.*
883 *Tech. Papers* (pp. 1-3). IEEE.
- 884 [128]Norimatsu, T., Kawamoto, T., Kogo, K., Kohmu, N., Yuki, F., Nakajima, N.,
885 Muto, T., Nasu, J., Komori, T., Koba, H. and Usugi, T., 2016, February. 3.3 A
886 25Gb/s multistandard serial link transceiver for 50dB-loss copper cable in 28nm
887 CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 60-61). IEEE.
- 888 [129]Gopalakrishnan, K., Ren, A., Tan, A., Farhood, A., Tiruvur, A., Helal, B., Loi,
889 C.F., Jiang, C., Cirit, H., Quek, I. and Riani, J., 2016, January. 3.4 A
890 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS. In *IEEE ISSCC*
891 *Dig. Tech. Papers* (pp. 62-63). IEEE.
- 892 [130]Shibasaki, T., Danjo, T., Ogata, Y., Sakai, Y., Miyaoka, H., Terasawa, F., Kudo,
893 M., Kano, H., Matsuda, A., Kawai, S. and Arai, T., 2016, February. 3.5 A
894 56Gb/s NRZ-electrical 247mW/lane serial-link transceiver in 28nm CMOS.
895 In *IEEE ISSCC Dig. Tech. Papers* (pp. 64-65). IEEE.
- 896 [131]Peng, P.J., Li, J.F., Chen, L.Y. and Lee, J., 2017, February. 6.1 a 56Gb/s PAM-
897 4/NRZ transceiver in 40nm CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp. 110-
898 111). IEEE.
- 899 [132]Han, J., Lu, Y., Sutardja, N. and Alon, E., 2017, February. 6.2 A 60Gb/s
900 288mW NRZ transceiver with adaptive equalization and baud-rate clock and
901 data recovery in 65nm CMOS technology. In *IEEE ISSCC Dig. Tech.*
902 *Papers* (pp. 112-113). IEEE.
- 903 [133]Upadhyaya, P., Poon, C.F., Lim, S.W., Cho, J., Roldan, A., Zhang, W.,
904 Namkoong, J., Pham, T., Xu, B., Lin, W. and Zhang, H., 2018, February. A fully
905 adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in
906 16nm FinFET. In *IEEE ISSCC Dig. Tech. Papers* (pp. 108-110). IEEE.
- 907 [134]Wang, L., Fu, Y., LaCroix, M.A., Chong, E. and Carusone, A.C., 2018. A 64-
908 Gb/s 4-PAM transceiver utilizing an adaptive threshold ADC in 16-nm
909 FinFET. *IEEE J. Solid-State Circuits*, 54(2), pp.452-462.

- 910 [135]Depaoli, E., Monaco, E., Steffan, G., Mazzini, M., Zhang, H., Audoglio, W.,
911 Belotti, O., Rossi, A.A., Albasini, G., Pozzoni, M. and Erba, S., 2018, February.
912 A 4.9 pJ/b 16-to-64Gb/s PAM-4 VSR transceiver in 28nm FDSOI CMOS.
913 In *IEEE ISSCC Dig. Tech. Papers* (pp. 112-114). IEEE.
- 914 [136]Tang, L., Gai, W., Shi, L., Xiang, X., Sheng, K. and He, A., 2018, February. A
915 32Gb/s 133mW PAM-4 transceiver with DFE based on adaptive clock phase
916 and threshold voltage in 65nm CMOS. In *IEEE ISSCC Dig. Tech. Papers* (pp.
917 114-116). IEEE.
- 918 [137]LaCroix, M.A., Wong, H., Liu, Y.H., Ho, H., Lebedev, S., Krotnev, P., Nicolescu,
919 D.A., Petrov, D., Carvalho, C., Alie, S. and Chong, E., 2019, February. 6.2 A
920 60Gb/s PAM-4 ADC-DSP transceiver in 7nm CMOS with SNR-based adaptive
921 power scaling achieving 6.9 pJ/b at 32dB loss. In *IEEE ISSCC Dig. Tech.
922 Papers* (pp. 114-116). IEEE.
- 923 [138]Pisati, M., De Bernardinis, F., Pascale, P., Nani, C., Sosio, M., Pozzati, E.,
924 Ghittori, N., Magni, F., Garampazzi, M., Bollati, G. and Milani, A., 2019,
925 February. 6.3 A Sub-250mW 1-to-56Gb/s Continuous-Range PAM-4 42.5 dB IL
926 ADC/DAC-Based Transceiver in 7nm FinFET. In *IEEE ISSCC Dig. Tech.
927 Papers* (pp. 116-118). IEEE.
- 928 [139]Ali, T., Yousry, R., Park, H., Chen, E., Weng, P.S., Huang, Y.C., Liu, C.C., Wu,
929 C.H., Huang, S.H., Lin, C. and Wu, K.C., 2019, February. 6.4 A 180mW 56Gb/s
930 DSP-Based Transceiver for High Density IOs in Data Center Switches in 7nm
931 FinFET Technology. In *IEEE ISSCC Dig. Tech. Papers* (pp. 118-120). IEEE.
- 932 [140]Im, J., Zheng, K., Chou, A., Zhou, L., Kim, J.W., Chen, S., Wang, Y., Hung,
933 H.W., Tan, K., Lin, W. and Roldan, A., 2020, February. 6.1 A 112Gb/s PAM-4
934 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC
935 and Inverter-Based RX Analog Front-End in 7nm FinFET. In *IEEE ISSCC Dig.
936 Tech. Papers* (pp. 116-118). IEEE.
- 937 [141]Ali, T., Chen, E., Park, H., Yousry, R., Ying, Y.M., Abdullatif, M., Gandara, M.,
938 Liu, C.C., Weng, P.S., Chen, H.S. and Elbadry, M., 2020, February. 6.2 A
939 460mW 112Gb/s DSP-Based Transceiver with 38dB Loss Compensation for
940 Next-Generation Data Centers in 7nm FinFET Technology. In *IEEE ISSCC Dig.
941 Tech. Papers* (pp. 118-120). IEEE.
- 942 [142]Yoo, B.J., Lim, D.H., Pang, H., Lee, J.H., Baek, S.Y., Kim, N., Choi, D.H., Choi,
943 Y.H., Yang, H., Yoon, T. and Chu, S.H., 2020, February. 6.4 A 56Gb/s 7.7
944 mW/Gb/s PAM-4 Wireline Transceiver in 10nm FinFET Using MM-CDR-Based
945 ADC Timing Skew Control and Low-Power DSP with Approximate Multiplier.
946 In *IEEE ISSCC Dig. Tech. Papers* (pp. 122-124). IEEE.
- 947 [143]Shannon, C.E., 1948. A mathematical theory of communication. *The Bell
948 system technical journal*, 27(3), pp.379-423.

- 949 [144]Li, H., Chen, S., Yang, L., Bai, R., Hu, W., Zhong, F.Y., Palermo, S. and
950 Chiang, P.Y., 2014, June. A 0.8 V, 560fJ/bit, 14Gb/s injection-locked receiver
951 with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in
952 65nm CMOS. In *Proc. Symp. VLSI Circuits* (pp. 1-2). IEEE.
- 953 [145]Ragab, A., Liu, Y., Hu, K., Chiang, P. and Palermo, S., 2011. Receiver jitter
954 tracking characteristics in high-speed source synchronous links. *Journal of*
955 *Electrical and Computer Engineering*, 2011.
- 956 [146]Casper, B. and O'Mahony, F., 2009. Clocking analysis, implementation and
957 measurement techniques for high-speed data links—A tutorial. *IEEE Trans.*
958 *Circuits Syst. I, Reg. Papers*, 56(1), pp.17-39.
- 959 [147]Hossain, M. and Carusone, A.C., 2011. 7.4 Gb/s 6.8 mW source synchronous
960 receiver in 65 nm CMOS. *IEEE J. Solid-State Circuits*, 46(6), pp.1337-1348.
- 961 [148]Chung, S.H. and Kim, L.S., 2012, June. 1.22 mW/Gb/s 9.6 Gb/s data jitter
962 mixing forwarded-clock receiver robust against power noise with 1.92 ns
963 latency mismatch between data and clock in 65nm CMOS. In *Proc. Symp. VLSI*
964 *Circuits* (pp. 144-145). IEEE.
- 965 [149]Bae, W., Ju, H., Park, K., Cho, S.Y. and Jeong, D.K., 2016. A 7.6 mW, 414 fs
966 RMS-jitter 10 GHz phase-locked loop for a 40 Gb/s serial link transmitter based
967 on a two-stage ring oscillator in 65 nm CMOS. *IEEE J. Solid-State*
968 *Circuits*, 51(10), pp.2357-2367.
- 969 [150]Bae, W., Jeong, G.S., Park, K., Cho, S.Y., Kim, Y. and Jeong, D.K., 2016. A
970 0.36 pJ/bit, 0.025 mm², 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-
971 Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS
972 Technology. *IEEE Trans. Circuits Syst. I, Reg. Papers*, 63(9), pp.1393-1403.
- 973 [151]Harwood, M., Warke, N., Simpson, R., Leslie, T., Amerasekera, A., Batty, S.,
974 Colman, D., Carr, E., Gopinathan, V., Hubbins, S. and Hunt, P., 2007,
975 February. A 12.5 Gb/s SerDes in 65nm CMOS using a baud-rate ADC with
976 digital receiver equalization and clock recovery. In *IEEE ISSCC Dig. Tech.*
977 *Papers* (pp. 436-591). IEEE.
- 978 [152]Chen, E.H. and Yang, C.K.K., 2010. ADC-based serial I/O receivers. *IEEE*
979 *Trans. Circuits Syst. I, Reg. Papers*, 57(9), pp.2248-2258.
- 980 [153]Wang, L., Fu, Y., LaCroix, M.A., Chong, E. and Carusone, A.C., 2018. A 64-
981 Gb/s 4-PAM transceiver utilizing an adaptive threshold ADC in 16-nm
982 FinFET. *IEEE J. Solid-State Circuits*, 54(2), pp.452-462.
- 983 [154]Palermo, S., Hoyos, S., Cai, S., Kiran, S. and Zhu, Y., 2018. Analog-to-digital
984 converter-based serial links: an overview. *IEEE Solid-State Circuits*
985 *Magazine*, 10(3), pp.35-47.
- 986 [155]Miller, D.A., 2000. Rationale and challenges for optical interconnects to
987 electronic chips. *Proceedings of the IEEE*, 88(6), pp.728-749.

- 988 [156]Young, I.A., Mohammed, E., Liao, J.T., Kern, A.M., Palermo, S., Block, B.A.,
989 Reshotko, M.R. and Chang, P.L., 2009. Optical I/O technology for tera-scale
990 computing. *IEEE J. Solid-State Circuits*, 45(1), pp.235-248.
- 991 [157]Jeong, G.S., Bae, W. and Jeong, D.K., 2017. Review of CMOS integrated
992 circuit technologies for high-speed photo-detection. *Sensors*, 17(9), p.1962.
- 993 [158]Thraskias, C.A., Lallas, E.N., Neumann, N., Schares, L., Offrein, B.J., Henker,
994 R., Plettemeier, D., Ellinger, F., Leuthold, J. and Tomkos, I., 2018. Survey of
995 photonic and plasmonic interconnect technologies for intra-datacenter and
996 high-performance computing communications. *IEEE Communications Surveys
997 & Tutorials*, 20(4), pp.2758-2783.
- 998 [159]Cho, H., Kapur, P. and Saraswat, K.C., 2004. Power comparison between high-
999 speed electrical and optical interconnects for interchip communication. *Journal
1000 of lightwave technology*, 22(9), p.2021.
- 1001 [160]Sun, C, et al., 2020, June. TeraPHY™: An O-Band WDM Electro-Optic
1002 Platform for Low Power, Terabit/s Optical I/O. In *Proc. Symp. VLSI Technology*
1003 (pp. 1-2). IEEE
- 1004 [161]Sun, C., Wade, M.T., Lee, Y., Orcutt, J.S., Alloatti, L., Georgas, M.S.,
1005 Waterman, A.S., Shainline, J.M., Avizienis, R.R., Lin, S. and Moss, B.R., 2015.
1006 Single-chip microprocessor that communicates directly using
1007 light. *Nature*, 528(7583), pp.534-538.
- 1008 [162]Narasimha, A., Analui, B., Liang, Y., Sleboda, T.J., Abdalla, S., Balmater, E.,
1009 Gloeckner, S., Guckenberger, D., Harrison, M., Koumans, R.G. and Kucharski,
1010 D., 2007. A Fully Integrated 4×10-Gb/s DWDM Optoelectronic
1011 Transceiver Implemented in a Standard 0.13μm CMOS SOI Technology. *IEEE
1012 J. Solid-State Circuits*, 42(12), pp.2736-2744.
- 1013 [163]Sun, C., Georgas, M., Orcutt, J., Moss, B., Chen, Y.H., Shainline, J., Wade, M.,
1014 Mehta, K., Nammari, K., Timurdogan, E. and Miller, D., 2015. A monolithically-
1015 integrated chip-to-chip optical link in bulk CMOS. *IEEE J. Solid-State
1016 Circuits*, 50(4), pp.828-844.
- 1017 [164]Li, H., Balamurugan, G., Kim, T., Sakib, M.N., Kumar, R., Rong, H., Jaussi, J.
1018 and Casper, B., 2020. A 3-D-Integrated Silicon Photonic Microring-Based 112-
1019 Gb/s PAM-4 Transmitter With Nonlinear Equalization and Thermal
1020 Control. *IEEE J. Solid-State Circuits*.

Figure 1

Amount of digital data creation trend and projection (source: Cisco [3], [4])




Figure 2

Summary of how we have made a better computer and why that will not work for future computers




Figure 3

Survey of energy efficiency of various cryptocurrency miners




Figure 4

Productivity issue of specialization




Figure 5

(a) Silicon design complexity across technology node, (b) general design flow of AMS circuit




Figure 6


Design flow based on reuse of design process using executable script (generator)

(a) First Process



Human
Abstracts
design rules
into primitive
templates

Human
Scriptizes
his/her design
intuition and
methodology




**Pre-defined
Assembly
(Generator)**



(b) Porting



Human
Abstracts
design rules
into primitive
templates



**Pre-defined
Template**



**Pre-defined
Assembly
(Generator)**



Figure 7

Comparison of 3 different frameworks to support reusing process




Figure 8

Conceptual diagram of (a) HBM and (b) V-NAND





Figure 9

New memory device with crossbar array structure



- **4F² footprint**
- **3D stack**
- **CMOS peri under array**
- **1000x faster than NAND**



- **Incomplete device model**
- **Snapback current**
- **Variation (deck2deck, cycle2cycle, cell2cell)**
- **Sneak current**

Figure 10

Block diagram of general interconnect architecture




Figure 11

Survey and trend of interconnects with respect to (a) technology nodes (b) published years




Figure 12

Comparison of NRZ, PAM-4, PAM-8, and PAM-16




Figure 13

Power comparison between electrical and optical interconnects and definition of critical length

